blob: aecf2737f8aa27f0592649e7d4057d6b4fa2f546 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Ben Whitten5aaef602017-11-23 13:47:47 +00002/*
3 * Configuation settings for the WB45N CPU Module.
Ben Whitten5aaef602017-11-23 13:47:47 +00004 */
5
6#ifndef __CONFIG_H__
7#define __CONFIG_H__
8
9#include <asm/hardware.h>
Simon Glass1af3c7f2020-05-10 11:40:09 -060010#include <linux/stringify.h>
Ben Whitten5aaef602017-11-23 13:47:47 +000011
Ben Whitten5aaef602017-11-23 13:47:47 +000012/* ARM asynchronous clock */
13#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
14#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */
15
16#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
17#define CONFIG_SETUP_MEMORY_TAGS
18#define CONFIG_INITRD_TAG
19#define CONFIG_SKIP_LOWLEVEL_INIT
20
21/* general purpose I/O */
22#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
23#define CONFIG_AT91_GPIO
24
25/* serial console */
26#define CONFIG_ATMEL_USART
27#define CONFIG_USART_BASE ATMEL_BASE_DBGU
28#define CONFIG_USART_ID ATMEL_ID_SYS
29
30/*
31 * BOOTP options
32 */
33#define CONFIG_BOOTP_BOOTFILESIZE
Ben Whitten5aaef602017-11-23 13:47:47 +000034
35/* SDRAM */
Ben Whitten5aaef602017-11-23 13:47:47 +000036#define CONFIG_SYS_SDRAM_BASE 0x20000000
37#define CONFIG_SYS_SDRAM_SIZE 0x04000000 /* 64 MB */
38
39#define CONFIG_SYS_INIT_SP_ADDR \
40 (CONFIG_SYS_SDRAM_BASE + 4 * 1024 - GENERATED_GBL_DATA_SIZE)
41
42/* NAND flash */
Ben Whitten5aaef602017-11-23 13:47:47 +000043#define CONFIG_SYS_MAX_NAND_DEVICE 1
44#define CONFIG_SYS_NAND_BASE 0x40000000
45/* our ALE is AD21 */
46#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
47/* our CLE is AD22 */
48#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
49#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4
50#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5
51
Ben Whitten5aaef602017-11-23 13:47:47 +000052#define CONFIG_RBTREE
53#define CONFIG_LZO
54
55/* Ethernet */
56#define CONFIG_MACB
57#define CONFIG_RMII
58#define CONFIG_NET_RETRY_COUNT 20
59#define CONFIG_MACB_SEARCH_PHY
60#define CONFIG_ETHADDR C0:EE:40:00:00:00
61#define CONFIG_ENV_OVERWRITE 1
62
63/* System */
64#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Ben Whitten5aaef602017-11-23 13:47:47 +000065
66#ifdef CONFIG_SYS_USE_NANDFLASH
67/* bootstrap + u-boot + env + linux in nandflash */
Ben Whitten5aaef602017-11-23 13:47:47 +000068
69#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0xe0000 0x280000; " \
70 "run _mtd; bootm"
71
72#define MTDIDS_DEFAULT "nand0=atmel_nand"
73#define MTDPARTS_DEFAULT "mtdparts=atmel_nand:" \
74 "128K(at91bs)," \
75 "512K(u-boot)," \
76 "128K(u-boot-env)," \
77 "128K(redund-env)," \
78 "2560K(kernel-a)," \
79 "2560K(kernel-b)," \
80 "38912K(rootfs-a)," \
81 "38912K(rootfs-b)," \
82 "46208K(user)," \
83 "512K(logs)"
84
85#else
86#error No boot method selected, please select 'CONFIG_SYS_USE_NANDFLASH'
87#endif
88
89#define CONFIG_BOOTARGS "console=ttyS0,115200 earlyprintk " \
90 "rw noinitrd mem=64M " \
91 "rootfstype=ubifs root=ubi0:rootfs ubi.mtd=6"
92
93#define CONFIG_EXTRA_ENV_SETTINGS \
94 "_mtd=mtdparts default; setenv bootargs ${bootargs} ${mtdparts}\0" \
95 "autoload=no\0" \
96 "autostart=no\0" \
97 "ethaddr=" __stringify(CONFIG_ETHADDR) "\0" \
98 "\0"
99
100#define CONFIG_SYS_CBSIZE 256
101#define CONFIG_SYS_MAXARGS 16
Ben Whitten5aaef602017-11-23 13:47:47 +0000102
103/*
104 * Size of malloc() pool
105 */
106#define CONFIG_SYS_MALLOC_LEN (512 * 1024 + 0x1000)
107
108/* SPL */
Ben Whitten5aaef602017-11-23 13:47:47 +0000109#define CONFIG_SPL_MAX_SIZE 0x6000
110#define CONFIG_SPL_STACK 0x308000
111
112#define CONFIG_SPL_BSS_START_ADDR 0x20000000
113#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
114#define CONFIG_SYS_SPL_MALLOC_START 0x20080000
115#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
116
117#define CONFIG_SYS_MONITOR_LEN (512 << 10)
118
119#define CONFIG_SYS_MASTER_CLOCK 132096000
120#define CONFIG_SYS_AT91_PLLA 0x20c73f03
121#define CONFIG_SYS_MCKR 0x1301
122#define CONFIG_SYS_MCKR_CSS 0x1302
123
124#define CONFIG_SPL_NAND_DRIVERS
125#define CONFIG_SPL_NAND_BASE
126#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000
127#define CONFIG_SYS_NAND_5_ADDR_CYCLE
128#define CONFIG_SYS_NAND_PAGE_SIZE 0x800
129#define CONFIG_SYS_NAND_PAGE_COUNT 64
130#define CONFIG_SYS_NAND_OOBSIZE 64
131#define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
132#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0
Ben Whitten5aaef602017-11-23 13:47:47 +0000133
134#endif /* __CONFIG_H__ */