blob: 8856fd0f861d9744bc464ed4829237cb18acfeac [file] [log] [blame]
Heiko Schocherc0dcece2013-08-19 16:39:01 +02001/*
2 * board.h
3 *
4 * (C) Copyright 2013 Siemens Schweiz AG
5 * (C) Heiko Schocher, DENX Software Engineering, hs@denx.de.
6 *
7 * Based on:
8 * TI AM335x boards information header
9 * u-boot:/board/ti/am335x/board.h
10 *
11 * Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
12 *
13 * SPDX-License-Identifier: GPL-2.0+
14 */
15
16#ifndef _BOARD_H_
17#define _BOARD_H_
18
Heiko Schocher61159b72015-06-16 14:59:34 +020019#define PARGS(x) #x , /* Parameter Name */ \
20 settings.ddr3.x, /* EEPROM Value */ \
21 ddr3_default.x, /* Default Value */ \
22 settings.ddr3.x-ddr3_default.x /* Difference */
23
24#define PRINTARGS(y) printf("%-20s, %8x, %8x, %4d\n", PARGS(y))
25
Heiko Schocherc0dcece2013-08-19 16:39:01 +020026#define MAGIC_CHIP 0x50494843
27
28/* Automatic generated definition */
Egli, Samuel823b2c42014-04-24 17:57:53 +020029/* Wed, 16 Apr 2014 16:50:41 +0200 */
30/* From file: draco/ddr3-data-universal-default@303MHz-i0-ES3.txt */
Heiko Schocherc0dcece2013-08-19 16:39:01 +020031struct ddr3_data {
32 unsigned int magic; /* 0x33524444 */
Egli, Samuel823b2c42014-04-24 17:57:53 +020033 unsigned int version; /* 0x56312e35 */
34 unsigned short int ddr3_sratio; /* 0x0080 */
35 unsigned short int iclkout; /* 0x0000 */
Heiko Schocherc0dcece2013-08-19 16:39:01 +020036 unsigned short int dt0rdsratio0; /* 0x003A */
Egli, Samuel823b2c42014-04-24 17:57:53 +020037 unsigned short int dt0wdsratio0; /* 0x003F */
38 unsigned short int dt0fwsratio0; /* 0x009F */
39 unsigned short int dt0wrsratio0; /* 0x0079 */
Heiko Schocherc0dcece2013-08-19 16:39:01 +020040 unsigned int sdram_tim1; /* 0x0888A39B */
41 unsigned int sdram_tim2; /* 0x26247FDA */
42 unsigned int sdram_tim3; /* 0x501F821F */
Samuel Egli56eb3da2013-11-04 14:05:03 +010043 unsigned int emif_ddr_phy_ctlr_1; /* 0x00100206 */
Egli, Samuel823b2c42014-04-24 17:57:53 +020044 unsigned int sdram_config; /* 0x61A44A32 */
45 unsigned int ref_ctrl; /* 0x0000093B */
46 unsigned int ioctr_val; /* 0x0000014A */
47 char manu_name[32]; /* "default@303MHz \0" */
48 char manu_marking[32]; /* "default \0" */
Heiko Schocherc0dcece2013-08-19 16:39:01 +020049};
50
51struct chip_data {
52 unsigned int magic;
53 char sdevname[16];
54 char shwver[7];
55};
56
Egli, Samuel820969f2014-05-05 16:50:43 +020057struct draco_baseboard_id {
Heiko Schocherc0dcece2013-08-19 16:39:01 +020058 struct ddr3_data ddr3;
59 struct chip_data chip;
60};
61
62/*
63 * We have three pin mux functions that must exist. We must be able to enable
64 * uart0, for initial output and i2c0 to read the main EEPROM. We then have a
65 * main pinmux function that can be overridden to enable all other pinmux that
66 * is required on the board.
67 */
68void enable_uart0_pin_mux(void);
69void enable_uart1_pin_mux(void);
70void enable_uart2_pin_mux(void);
71void enable_uart3_pin_mux(void);
72void enable_uart4_pin_mux(void);
73void enable_uart5_pin_mux(void);
74void enable_i2c0_pin_mux(void);
75void enable_board_pin_mux(void);
Heiko Schocher61159b72015-06-16 14:59:34 +020076
77/* Forwared declaration, defined in common board.c */
78void set_env_gpios(unsigned char state);
Heiko Schocherc0dcece2013-08-19 16:39:01 +020079#endif