blob: d1dec80f8f6204a8af2c5d6cfb2c6e0b6ebabe2d [file] [log] [blame]
Eric Benard3cbeb0f2014-04-04 19:05:55 +02001/*
2 * Copyright (C) 2014 Eukréa Electromatique
3 * Author: Eric Bénard <eric@eukrea.com>
4 *
5 * Configuration settings for the Embest RIoTboard
6 *
7 * based on mx6*sabre*.h which are :
8 * Copyright (C) 2012 Freescale Semiconductor, Inc.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef __RIOTBOARD_CONFIG_H
14#define __RIOTBOARD_CONFIG_H
15
Eric Benard3cbeb0f2014-04-04 19:05:55 +020016#define CONFIG_MXC_UART_BASE UART2_BASE
Simon Glass12ca05a2016-10-17 20:12:39 -060017#define CONSOLE_DEV "ttymxc1"
Eric Benard3cbeb0f2014-04-04 19:05:55 +020018
19#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
20
Adrian Alonso1368f992015-09-02 13:54:13 -050021#define CONFIG_IMX_THERMAL
Eric Benard3cbeb0f2014-04-04 19:05:55 +020022
23/* Size of malloc() pool */
24#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
25
Eric Benard3cbeb0f2014-04-04 19:05:55 +020026#define CONFIG_MXC_UART
27
Eric Benard3cbeb0f2014-04-04 19:05:55 +020028/* I2C Configs */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020029#define CONFIG_SYS_I2C
30#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +020031#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
32#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf8cb1012015-03-20 10:20:40 -070033#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020034#define CONFIG_SYS_I2C_SPEED 100000
35
36/* USB Configs */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020037#define CONFIG_USB_HOST_ETHER
38#define CONFIG_USB_ETHER_ASIX
39#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
40#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
41#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
42#define CONFIG_MXC_USB_FLAGS 0
43
44/* MMC Configs */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020045#define CONFIG_SYS_FSL_ESDHC_ADDR 0
46
Eric Benard3cbeb0f2014-04-04 19:05:55 +020047#define CONFIG_FEC_MXC
48#define CONFIG_MII
49#define IMX_FEC_BASE ENET_BASE_ADDR
50#define CONFIG_FEC_XCV_TYPE RGMII
51#define CONFIG_ETHPRIME "FEC"
52#define CONFIG_FEC_MXC_PHYADDR 4
53
Eric Benard3cbeb0f2014-04-04 19:05:55 +020054#define CONFIG_PHY_ATHEROS
55
Eric Benard3cbeb0f2014-04-04 19:05:55 +020056#ifdef CONFIG_CMD_SF
Eric Benard3cbeb0f2014-04-04 19:05:55 +020057#define CONFIG_MXC_SPI
58#define CONFIG_SF_DEFAULT_BUS 0
Nikita Kiryanov155fa9a2014-08-20 15:08:50 +030059#define CONFIG_SF_DEFAULT_CS 0
Eric Benard3cbeb0f2014-04-04 19:05:55 +020060#define CONFIG_SF_DEFAULT_SPEED 20000000
61#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
62#endif
63
Eric Benard3cbeb0f2014-04-04 19:05:55 +020064#define CONFIG_ARP_TIMEOUT 200UL
65
Eric Benard3cbeb0f2014-04-04 19:05:55 +020066/* Print Buffer Size */
67#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
Eric Benard3cbeb0f2014-04-04 19:05:55 +020068
69#define CONFIG_SYS_MEMTEST_START 0x10000000
70#define CONFIG_SYS_MEMTEST_END 0x10010000
71#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
72
Eric Benard3cbeb0f2014-04-04 19:05:55 +020073/* Physical Memory Map */
74#define CONFIG_NR_DRAM_BANKS 1
75#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
76
77#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
78#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
79#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
80
81#define CONFIG_SYS_INIT_SP_OFFSET \
82 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
83#define CONFIG_SYS_INIT_SP_ADDR \
84 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
85
Peter Robinson056845c2015-05-22 17:30:45 +010086/* Environment organization */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020087#define CONFIG_ENV_SIZE (8 * 1024)
88
89#if defined(CONFIG_ENV_IS_IN_MMC)
90/* RiOTboard */
Iain Patonc86efd82014-12-14 14:51:46 +000091#define CONFIG_FDTFILE "imx6dl-riotboard.dtb"
Eric Benard3cbeb0f2014-04-04 19:05:55 +020092#define CONFIG_SYS_FSL_USDHC_NUM 3
93#define CONFIG_SYS_MMC_ENV_DEV 2 /* SDHC4 */
94#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
95#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
96#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
97/* MarSBoard */
Iain Patonc86efd82014-12-14 14:51:46 +000098#define CONFIG_FDTFILE "imx6q-marsboard.dtb"
Eric Benard3cbeb0f2014-04-04 19:05:55 +020099#define CONFIG_SYS_FSL_USDHC_NUM 2
100#define CONFIG_ENV_OFFSET (768 * 1024)
101#define CONFIG_ENV_SECT_SIZE (8 * 1024)
102#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
103#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
104#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
105#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
106#endif
107
Eric Benard3cbeb0f2014-04-04 19:05:55 +0200108/* Framebuffer */
Eric Benard3cbeb0f2014-04-04 19:05:55 +0200109#define CONFIG_VIDEO_IPUV3
Eric Benard3cbeb0f2014-04-04 19:05:55 +0200110#define CONFIG_VIDEO_BMP_RLE8
111#define CONFIG_SPLASH_SCREEN
112#define CONFIG_SPLASH_SCREEN_ALIGN
113#define CONFIG_BMP_16BPP
114#define CONFIG_VIDEO_LOGO
115#define CONFIG_VIDEO_BMP_LOGO
116#define CONFIG_IPUV3_CLK 260000000
117#define CONFIG_IMX_HDMI
118#define CONFIG_IMX_VIDEO_SKIP
119
Iain Paton729d2a32014-12-14 14:51:32 +0000120#include <config_distro_defaults.h>
Peter Robinsone51c1e82015-05-22 17:30:52 +0100121#include "mx6_common.h"
Iain Paton729d2a32014-12-14 14:51:32 +0000122
Iain Patonc86efd82014-12-14 14:51:46 +0000123/* 256M RAM (minimum), 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
124 * 1M script, 1M pxe and the ramdisk at the end */
125#define MEM_LAYOUT_ENV_SETTINGS \
126 "bootm_size=0x10000000\0" \
127 "kernel_addr_r=0x12000000\0" \
128 "fdt_addr_r=0x13000000\0" \
129 "scriptaddr=0x13100000\0" \
130 "pxefile_addr_r=0x13200000\0" \
131 "ramdisk_addr_r=0x13300000\0"
132
133#define BOOT_TARGET_DEVICES(func) \
134 func(MMC, mmc, 0) \
135 func(MMC, mmc, 1) \
136 func(MMC, mmc, 2) \
137 func(USB, usb, 0) \
138 func(PXE, pxe, na) \
139 func(DHCP, dhcp, na)
140
Fabio Berton0f29a612017-07-10 17:04:11 -0300141#define CONFIG_BOOTCOMMAND \
142 "run finduuid; " \
143 "run distro_bootcmd"
144
Iain Patonc86efd82014-12-14 14:51:46 +0000145#include <config_distro_bootcmd.h>
146
147#define CONSOLE_STDIN_SETTINGS \
148 "stdin=serial\0"
149
150#define CONSOLE_STDOUT_SETTINGS \
151 "stdout=serial\0" \
152 "stderr=serial\0"
153
154#define CONSOLE_ENV_SETTINGS \
155 CONSOLE_STDIN_SETTINGS \
156 CONSOLE_STDOUT_SETTINGS
157
158#define CONFIG_EXTRA_ENV_SETTINGS \
159 CONSOLE_ENV_SETTINGS \
160 MEM_LAYOUT_ENV_SETTINGS \
161 "fdtfile=" CONFIG_FDTFILE "\0" \
Fabio Berton0f29a612017-07-10 17:04:11 -0300162 "finduuid=part uuid mmc 0:1 uuid\0" \
Iain Patonc86efd82014-12-14 14:51:46 +0000163 BOOTENV
164
Eric Benard3cbeb0f2014-04-04 19:05:55 +0200165#endif /* __RIOTBOARD_CONFIG_H */