blob: cd38b0f2c2f4b790d649f53337d8e1fab9bd5a7d [file] [log] [blame]
wdenk0608e042004-03-25 19:29:38 +00001/*
wdenk414eec32005-04-02 22:37:54 +00002 * (C) Copyright 2000-2005
wdenk0608e042004-03-25 19:29:38 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 * Klaus Heydeck, Kieback & Peter GmbH & Co KG, heydeck@kieback-peter.de
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25/*
26 * board/config.h - configuration options, board specific
27 * Derived from ../tqm8xx/tqm8xx.c
28 */
29
30#ifndef __CONFIG_H
31#define __CONFIG_H
32
33/*
34 * High Level Configuration Options
35 * (easy to change)
36 */
37
38#define CONFIG_MPC859T 1 /* This is a MPC859T CPU */
39#define CONFIG_KUP4X 1 /* ...on a KUP4X module */
40
41#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
42#undef CONFIG_8xx_CONS_SMC2
43#undef CONFIG_8xx_CONS_NONE
44#define CONFIG_BAUDRATE 115200 /* console baudrate */
45#if 0
46#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
47#else
48#define CONFIG_BOOTDELAY 1 /* autoboot after 1 second */
49#endif
50
wdenk0608e042004-03-25 19:29:38 +000051#define CONFIG_BOARD_TYPES 1 /* support board types */
52
53#define CFG_8XX_FACT 8 /* Multiply by 8 */
54#define CFG_8XX_XIN 16000000 /* 16 MHz in */
55
56
57#define MPC8XX_HZ ((CFG_8XX_XIN) * (CFG_8XX_FACT))
58
59/* should ALWAYS define this, measure_gclk in speed.c is unreliable */
60/* in general, we always know this for FADS+new ADS anyway */
61#define CONFIG_8xx_GCLK_FREQ MPC8XX_HZ
62
63
64#undef CONFIG_BOOTARGS
65
66
67#define CONFIG_EXTRA_ENV_SETTINGS \
68"slot_a_boot=setenv bootargs root=/dev/hda2 ip=off;" \
69 "run addhw;diskboot 200000 0:1;bootm 200000\0" \
wdenk02b11f82004-05-12 22:54:36 +000070"usb_boot=setenv bootargs root=/dev/sda2 ip=off;\
71 run addhw; sleep 2; usb reset; usb scan; usbboot 200000 0:1;\
72 usb stop; bootm 200000\0" \
wdenk0608e042004-03-25 19:29:38 +000073"nfs_boot=dhcp;run nfsargs addip addhw;bootm 200000\0" \
74"panic_boot=echo No Bootdevice !!! reset\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010075"nfsargs=setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath}\0" \
wdenk0608e042004-03-25 19:29:38 +000076"ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010077"addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gatewayip}" \
78 ":${netmask}:${hostname}:${netdev}:off\0" \
79"addhw=setenv bootargs ${bootargs} hw=${hw} key1=${key1} panic=1\0" \
wdenk0608e042004-03-25 19:29:38 +000080"netdev=eth0\0" \
81"silent=1\0" \
82"load=tftp 200000 bootloader-4x.bitmap;tftp 100000 bootloader-4x.bin\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010083"update=protect off 1:0-5;era 1:0-5;cp.b 100000 40000000 ${filesize};" \
wdenk0608e042004-03-25 19:29:38 +000084 "cp.b 200000 40040000 14000\0"
85
86#define CONFIG_BOOTCOMMAND \
wdenk02b11f82004-05-12 22:54:36 +000087 "run usb_boot;run_slot_a_boot;run nfs_boot;run panic_boot"
wdenk0608e042004-03-25 19:29:38 +000088
89
90#define CONFIG_MISC_INIT_R 1
91#define CONFIG_MISC_INIT_F 1
92
93#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
94#undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */
95
wdenk02b11f82004-05-12 22:54:36 +000096#define CONFIG_WATCHDOG 1 /* watchdog enabled */
wdenk0608e042004-03-25 19:29:38 +000097
98#define CONFIG_STATUS_LED 1 /* Status LED enabled */
99
100#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
101
102#define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAULT | CONFIG_BOOTP_BOOTFILESIZE)
103
104#define CONFIG_MAC_PARTITION
105#define CONFIG_DOS_PARTITION
106
wdenk02b11f82004-05-12 22:54:36 +0000107/*
108 * enable I2C and select the hardware/software driver
109 */
110#undef CONFIG_HARD_I2C /* I2C with hardware support */
111#define CONFIG_SOFT_I2C 1 /* I2C bit-banged */
wdenk0608e042004-03-25 19:29:38 +0000112
wdenk02b11f82004-05-12 22:54:36 +0000113#define CFG_I2C_SPEED 93000 /* 93 kHz is supposed to work */
114#define CFG_I2C_SLAVE 0xFE
115
116#ifdef CONFIG_SOFT_I2C
117/*
118 * Software (bit-bang) I2C driver configuration
119 */
120#define PB_SCL 0x00000020 /* PB 26 */
121#define PB_SDA 0x00000010 /* PB 27 */
122
123#define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
124#define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
125#define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
126#define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
127#define I2C_SDA(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
128 else immr->im_cpm.cp_pbdat &= ~PB_SDA
129#define I2C_SCL(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
130 else immr->im_cpm.cp_pbdat &= ~PB_SCL
131#define I2C_DELAY udelay(2) /* 1/4 I2C clock duration */
132#endif /* CONFIG_SOFT_I2C */
133
134
135/*-----------------------------------------------------------------------
136 * I2C Configuration
137 */
138
139#define CFG_I2C_PICIO_ADDR 0x21 /* PCF8574 IO Expander */
140#define CFG_I2C_RTC_ADDR 0x51 /* PCF8563 RTC */
141
142
143/* List of I2C addresses to be verified by POST */
144
145#define I2C_ADDR_LIST {CFG_I2C_PICIO_ADDR, \
146 CFG_I2C_RTC_ADDR, \
147 }
148
149
150#define CONFIG_RTC_PCF8563 /* use Philips PCF8563 RTC */
151
152#define CFG_DISCOVER_PHY
Marian Balakowicz63ff0042005-10-28 22:30:33 +0200153#define CONFIG_MII
wdenk02b11f82004-05-12 22:54:36 +0000154
155#if 0
156#define CONFIG_ETHADDR 00:0B:64:80:00:00 /* our OUI from IEEE */
157#endif
wdenk0608e042004-03-25 19:29:38 +0000158#undef CONFIG_KUP4K_LOGO
159
160/* Define to allow the user to overwrite serial and ethaddr */
161#define CONFIG_ENV_OVERWRITE
162
wdenk02b11f82004-05-12 22:54:36 +0000163
164#if 1
165/* POST support */
166
167#define CONFIG_POST (CFG_POST_CPU | \
168 CFG_POST_RTC | \
169 CFG_POST_I2C)
170
171#ifdef CONFIG_POST
172#define CFG_CMD_POST_DIAG CFG_CMD_DIAG
173#else
174#define CFG_CMD_POST_DIAG 0
175#endif
176#endif
177
wdenk0608e042004-03-25 19:29:38 +0000178#define CONFIG_COMMANDS ( CONFIG_CMD_DFL | \
wdenk02b11f82004-05-12 22:54:36 +0000179 CFG_CMD_DATE | \
wdenk414eec32005-04-02 22:37:54 +0000180 CFG_CMD_DHCP | \
181 CFG_CMD_FAT | \
182 CFG_CMD_I2C | \
wdenk5cf91d62004-04-23 20:32:05 +0000183 CFG_CMD_IDE | \
wdenk414eec32005-04-02 22:37:54 +0000184 CFG_CMD_NFS | \
185 CFG_CMD_POST_DIAG | \
186 CFG_CMD_SNTP | \
187 CFG_CMD_USB )
wdenk0608e042004-03-25 19:29:38 +0000188
189/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
190#include <cmd_confdefs.h>
191
192/*
193 * Miscellaneous configurable options
194 */
195#define CFG_LONGHELP /* undef to save memory */
196#define CFG_PROMPT "=> " /* Monitor Command Prompt */
197#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
198#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
199#else
200#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
201#endif
202#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
203#define CFG_MAXARGS 16 /* max number of command args */
204#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
205
206#define CFG_MEMTEST_START 0x000400000 /* memtest works on */
207#define CFG_MEMTEST_END 0x003C00000 /* 4 ... 60 MB in DRAM */
208#define CFG_LOAD_ADDR 0x200000 /* default load address */
209
210#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
211
212#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 115200 }
213
214#define CFG_CONSOLE_INFO_QUIET 1
215
216/*
217 * Low Level Configuration Settings
218 * (address mappings, register initial values, etc.)
219 * You should know what you are doing if you make changes here.
220 */
221/*-----------------------------------------------------------------------
222 * Internal Memory Mapped Register
223 */
224#define CFG_IMMR 0xFFF00000
225
226/*-----------------------------------------------------------------------
227 * Definitions for initial stack pointer and data area (in DPRAM)
228 */
229#define CFG_INIT_RAM_ADDR CFG_IMMR
230#define CFG_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
231#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
232#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
233#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
234
235/*-----------------------------------------------------------------------
236 * Start addresses for the final memory configuration
237 * (Set up by the startup code)
238 * Please note that CFG_SDRAM_BASE _must_ start at 0
239 */
240#define CFG_SDRAM_BASE 0x00000000
241#define CFG_FLASH_BASE 0x40000000
242#define CFG_MONITOR_LEN (192 << 10) /* Reserve 256 kB for Monitor */
243#define CFG_MONITOR_BASE CFG_FLASH_BASE
244#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
245
246/*
247 * For booting Linux, the board info and command line data
248 * have to be in the first 8 MB of memory, since this is
249 * the maximum mapped by the Linux kernel during initialization.
250 */
251#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
252
253/*-----------------------------------------------------------------------
254 * FLASH organization
255 */
256#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
257#define CFG_MAX_FLASH_SECT 19 /* max number of sectors on one chip */
258
259#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
260#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
261
262#define CFG_ENV_IS_IN_FLASH 1
wdenk02b11f82004-05-12 22:54:36 +0000263#define CFG_ENV_OFFSET 0x40000 /* Offset of Environment Sector */
wdenk0608e042004-03-25 19:29:38 +0000264#define CFG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
265#define CFG_ENV_SECT_SIZE 0x10000
266
267/* Address and size of Redundant Environment Sector */
268#if 0
269#define CFG_ENV_OFFSET_REDUND (CFG_ENV_OFFSET+CFG_ENV_SIZE)
270#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
271#endif
272/*-----------------------------------------------------------------------
273 * Hardware Information Block
274 */
wdenk02b11f82004-05-12 22:54:36 +0000275#if 1
276#define CFG_HWINFO_OFFSET 0x000F0000 /* offset of HW Info block */
277#define CFG_HWINFO_SIZE 0x00000100 /* size of HW Info block */
278#define CFG_HWINFO_MAGIC 0x4B26500D /* 'K&P<CR>' */
wdenk0608e042004-03-25 19:29:38 +0000279#endif
280/*-----------------------------------------------------------------------
281 * Cache Configuration
282 */
283#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
284#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
285#define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
286#endif
287
288/*-----------------------------------------------------------------------
289 * SYPCR - System Protection Control 11-9
290 * SYPCR can only be written once after reset!
291 *-----------------------------------------------------------------------
292 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
293 */
wdenk02b11f82004-05-12 22:54:36 +0000294#if 0 && defined(CONFIG_WATCHDOG) /* KUP uses external TPS3705 WD */
wdenk0608e042004-03-25 19:29:38 +0000295#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
296 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
297#else
298#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
299#endif
300
301/*-----------------------------------------------------------------------
302 * SIUMCR - SIU Module Configuration 11-6
303 *-----------------------------------------------------------------------
304 * PCMCIA config., multi-function pin tri-state
305 */
306#define CFG_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC00)
307
308/*-----------------------------------------------------------------------
309 * TBSCR - Time Base Status and Control 11-26
310 *-----------------------------------------------------------------------
311 * Clear Reference Interrupt Status, Timebase freezing enabled
312 */
313#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
314
315
316/*-----------------------------------------------------------------------
317 * PISCR - Periodic Interrupt Status and Control 11-31
318 *-----------------------------------------------------------------------
319 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
320 */
321#define CFG_PISCR (PISCR_PS | PISCR_PITF)
322
323
324/*-----------------------------------------------------------------------
325 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
326 *-----------------------------------------------------------------------
327 * set the PLL, the low-power modes and the reset control (15-29)
328 */
329#define CFG_PLPRCR ((CFG_8XX_FACT << PLPRCR_MFI_SHIFT) | \
330 PLPRCR_SPLSS | PLPRCR_TEXPS)
331
332
333/*-----------------------------------------------------------------------
334 * SCCR - System Clock and reset Control Register 15-27
335 *-----------------------------------------------------------------------
336 * Set clock output, timebase and RTC source and divider,
337 * power management and some other internal clocks
338 */
339#define SCCR_MASK SCCR_EBDF00
340#define CFG_SCCR (SCCR_TBS | SCCR_EBDF01 | \
341 SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
342 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
343 SCCR_DFALCD00)
344
345/*-----------------------------------------------------------------------
346 * PCMCIA stuff
347 *-----------------------------------------------------------------------
348 *
349 */
350
351/* KUP4K use both slots, SLOT_A as "primary". */
352#define CONFIG_PCMCIA_SLOT_A 1
353
354#define CFG_PCMCIA_MEM_ADDR (0xE0000000)
355#define CFG_PCMCIA_MEM_SIZE ( 64 << 20 )
356#define CFG_PCMCIA_DMA_ADDR (0xE4000000)
357#define CFG_PCMCIA_DMA_SIZE ( 64 << 20 )
358#define CFG_PCMCIA_ATTRB_ADDR (0xE8000000)
359#define CFG_PCMCIA_ATTRB_SIZE ( 64 << 20 )
360#define CFG_PCMCIA_IO_ADDR (0xEC000000)
361#define CFG_PCMCIA_IO_SIZE ( 64 << 20 )
362
363#define PCMCIA_SOCKETS_NO 1
364#define PCMCIA_MEM_WIN_NO 8
365/*-----------------------------------------------------------------------
366 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
367 *-----------------------------------------------------------------------
368 */
369
370#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
371
372#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
373#define CONFIG_IDE_LED 1 /* LED for ide supported */
374#undef CONFIG_IDE_RESET /* reset for ide not supported */
375
376#define CFG_IDE_MAXBUS 1
377#define CFG_IDE_MAXDEVICE 2
378
379#define CFG_ATA_IDE0_OFFSET 0x0000
380
381#define CFG_ATA_IDE1_OFFSET (4 * CFG_PCMCIA_MEM_SIZE)
382
383#define CFG_ATA_BASE_ADDR CFG_PCMCIA_MEM_ADDR
384
385/* Offset for data I/O */
386#define CFG_ATA_DATA_OFFSET (CFG_PCMCIA_MEM_SIZE + 0x320)
387
388/* Offset for normal register accesses */
389#define CFG_ATA_REG_OFFSET (2 * CFG_PCMCIA_MEM_SIZE + 0x320)
390
391/* Offset for alternate registers */
392#define CFG_ATA_ALT_OFFSET 0x0100
393
394
395/*-----------------------------------------------------------------------
396 *
397 *-----------------------------------------------------------------------
398 *
399 */
400#define CFG_DER 0
401
402/*
403 * Init Memory Controller:
404 *
405 * BR0/1 and OR0/1 (FLASH)
406 */
407#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
408
409/* used to re-map FLASH both when starting from SRAM or FLASH:
410 * restrict access enough to keep SRAM working (if any)
411 * but not too much to meddle with FLASH accesses
412 */
413#define CFG_REMAP_OR_AM 0x80000000 /* OR addr mask */
414#define CFG_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
415
416/*
417 * FLASH timing:
418 */
419#define CFG_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
420 OR_SCY_2_CLK | OR_EHTR | OR_BI)
421
422#define CFG_OR0_REMAP (CFG_REMAP_OR_AM | CFG_OR_TIMING_FLASH)
423#define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
424#define CFG_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_PS_16 | BR_V )
425
426
427/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
428#define CFG_OR_TIMING_SDRAM 0x00000A00
429
430
431#define CFG_MPTPR 0x400
432
433/*
434 * MAMR settings for SDRAM
435 */
436#define CFG_MAMR 0x80802114
437
438
439/*
440 * Internal Definitions
441 *
442 * Boot Flags
443 */
444#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
445#define BOOTFLAG_WARM 0x02 /* Software reboot */
446
447
448#define CONFIG_AUTOBOOT_KEYED /* use key strings to stop autoboot */
449#if 0
450#define CONFIG_AUTOBOOT_PROMPT "Boote in %d Sekunden - stop mit \"2\"\n"
451#endif
452#define CONFIG_AUTOBOOT_STOP_STR "." /* easy to stop for now */
453#define CONFIG_SILENT_CONSOLE 1
454
wdenk5cf91d62004-04-23 20:32:05 +0000455#define CONFIG_USB_STORAGE 1
456#define CONFIG_USB_SL811HS 1
457
wdenk0608e042004-03-25 19:29:38 +0000458#endif /* __CONFIG_H */