blob: 76330f16ac6d8273d7cb24b9830e3ca210dcc034 [file] [log] [blame]
wdenkc00b5f82002-11-03 11:12:02 +00001/*----------------------------------------------------------------------------+
2|
wdenkba56f622004-02-06 23:19:44 +00003| This source code has been made available to you by IBM on an AS-IS
4| basis. Anyone receiving this source is licensed under IBM
5| copyrights to use it in any way he or she deems fit, including
6| copying it, modifying it, compiling it, and redistributing it either
7| with or without modifications. No license under IBM patents or
8| patent applications is to be implied by the copyright license.
wdenkc00b5f82002-11-03 11:12:02 +00009|
wdenkba56f622004-02-06 23:19:44 +000010| Any user of this software should understand that IBM cannot provide
11| technical support for this software and will not be responsible for
12| any consequences resulting from the use of this software.
wdenkc00b5f82002-11-03 11:12:02 +000013|
wdenkba56f622004-02-06 23:19:44 +000014| Any person who transfers this source code or any derivative work
15| must include the IBM copyright notice, this paragraph, and the
16| preceding two paragraphs in the transferred software.
wdenkc00b5f82002-11-03 11:12:02 +000017|
wdenkba56f622004-02-06 23:19:44 +000018| COPYRIGHT I B M CORPORATION 1999
19| LICENSED MATERIAL - PROGRAM PROPERTY OF I B M
wdenkc00b5f82002-11-03 11:12:02 +000020+----------------------------------------------------------------------------*/
21
wdenkba56f622004-02-06 23:19:44 +000022#ifndef __PPC440_H__
wdenkc00b5f82002-11-03 11:12:02 +000023#define __PPC440_H__
24
25/*--------------------------------------------------------------------- */
26/* Special Purpose Registers */
27/*--------------------------------------------------------------------- */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +020028#define xer_reg 0x001
29#define lr_reg 0x008
wdenkba56f622004-02-06 23:19:44 +000030#define dec 0x016 /* decrementer */
31#define srr0 0x01a /* save/restore register 0 */
32#define srr1 0x01b /* save/restore register 1 */
33#define pid 0x030 /* process id */
34#define decar 0x036 /* decrementer auto-reload */
35#define csrr0 0x03a /* critical save/restore register 0 */
36#define csrr1 0x03b /* critical save/restore register 1 */
37#define dear 0x03d /* data exception address register */
38#define esr 0x03e /* exception syndrome register */
39#define ivpr 0x03f /* interrupt prefix register */
40#define usprg0 0x100 /* user special purpose register general 0 */
41#define usprg1 0x110 /* user special purpose register general 1 */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +020042#define tblr 0x10c /* time base lower, read only */
43#define tbur 0x10d /* time base upper, read only */
wdenkba56f622004-02-06 23:19:44 +000044#define sprg1 0x111 /* special purpose register general 1 */
45#define sprg2 0x112 /* special purpose register general 2 */
46#define sprg3 0x113 /* special purpose register general 3 */
47#define sprg4 0x114 /* special purpose register general 4 */
48#define sprg5 0x115 /* special purpose register general 5 */
49#define sprg6 0x116 /* special purpose register general 6 */
50#define sprg7 0x117 /* special purpose register general 7 */
51#define tbl 0x11c /* time base lower (supervisor)*/
52#define tbu 0x11d /* time base upper (supervisor)*/
53#define pir 0x11e /* processor id register */
54/*#define pvr 0x11f processor version register */
55#define dbsr 0x130 /* debug status register */
56#define dbcr0 0x134 /* debug control register 0 */
57#define dbcr1 0x135 /* debug control register 1 */
58#define dbcr2 0x136 /* debug control register 2 */
59#define iac1 0x138 /* instruction address compare 1 */
60#define iac2 0x139 /* instruction address compare 2 */
61#define iac3 0x13a /* instruction address compare 3 */
62#define iac4 0x13b /* instruction address compare 4 */
63#define dac1 0x13c /* data address compare 1 */
64#define dac2 0x13d /* data address compare 2 */
65#define dvc1 0x13e /* data value compare 1 */
66#define dvc2 0x13f /* data value compare 2 */
67#define tsr 0x150 /* timer status register */
68#define tcr 0x154 /* timer control register */
69#define ivor0 0x190 /* interrupt vector offset register 0 */
70#define ivor1 0x191 /* interrupt vector offset register 1 */
71#define ivor2 0x192 /* interrupt vector offset register 2 */
72#define ivor3 0x193 /* interrupt vector offset register 3 */
73#define ivor4 0x194 /* interrupt vector offset register 4 */
74#define ivor5 0x195 /* interrupt vector offset register 5 */
75#define ivor6 0x196 /* interrupt vector offset register 6 */
76#define ivor7 0x197 /* interrupt vector offset register 7 */
77#define ivor8 0x198 /* interrupt vector offset register 8 */
78#define ivor9 0x199 /* interrupt vector offset register 9 */
79#define ivor10 0x19a /* interrupt vector offset register 10 */
80#define ivor11 0x19b /* interrupt vector offset register 11 */
81#define ivor12 0x19c /* interrupt vector offset register 12 */
82#define ivor13 0x19d /* interrupt vector offset register 13 */
83#define ivor14 0x19e /* interrupt vector offset register 14 */
84#define ivor15 0x19f /* interrupt vector offset register 15 */
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +020085#if defined(CONFIG_440)
wdenkba56f622004-02-06 23:19:44 +000086#define mcsrr0 0x23a /* machine check save/restore register 0 */
87#define mcsrr1 0x23b /* mahcine check save/restore register 1 */
88#define mcsr 0x23c /* machine check status register */
89#endif
90#define inv0 0x370 /* instruction cache normal victim 0 */
91#define inv1 0x371 /* instruction cache normal victim 1 */
92#define inv2 0x372 /* instruction cache normal victim 2 */
93#define inv3 0x373 /* instruction cache normal victim 3 */
94#define itv0 0x374 /* instruction cache transient victim 0 */
95#define itv1 0x375 /* instruction cache transient victim 1 */
96#define itv2 0x376 /* instruction cache transient victim 2 */
97#define itv3 0x377 /* instruction cache transient victim 3 */
98#define dnv0 0x390 /* data cache normal victim 0 */
99#define dnv1 0x391 /* data cache normal victim 1 */
100#define dnv2 0x392 /* data cache normal victim 2 */
101#define dnv3 0x393 /* data cache normal victim 3 */
102#define dtv0 0x394 /* data cache transient victim 0 */
103#define dtv1 0x395 /* data cache transient victim 1 */
104#define dtv2 0x396 /* data cache transient victim 2 */
105#define dtv3 0x397 /* data cache transient victim 3 */
106#define dvlim 0x398 /* data cache victim limit */
107#define ivlim 0x399 /* instruction cache victim limit */
108#define rstcfg 0x39b /* reset configuration */
109#define dcdbtrl 0x39c /* data cache debug tag register low */
110#define dcdbtrh 0x39d /* data cache debug tag register high */
111#define icdbtrl 0x39e /* instruction cache debug tag register low */
112#define icdbtrh 0x39f /* instruction cache debug tag register high */
113#define mmucr 0x3b2 /* mmu control register */
114#define ccr0 0x3b3 /* core configuration register 0 */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200115#define ccr1 0x378 /* core configuration for 440x5 only */
wdenkba56f622004-02-06 23:19:44 +0000116#define icdbdr 0x3d3 /* instruction cache debug data register */
117#define dbdr 0x3f3 /* debug data register */
wdenkc00b5f82002-11-03 11:12:02 +0000118
119/******************************************************************************
120 * DCRs & Related
121 ******************************************************************************/
122
123/*-----------------------------------------------------------------------------
wdenkba56f622004-02-06 23:19:44 +0000124 | Clocking Controller
125 +----------------------------------------------------------------------------*/
126#define CLOCKING_DCR_BASE 0x0c
127#define clkcfga (CLOCKING_DCR_BASE+0x0)
128#define clkcfgd (CLOCKING_DCR_BASE+0x1)
129
130/* values for clkcfga register - indirect addressing of these regs */
131#define clk_clkukpd 0x0020
132#define clk_pllc 0x0040
133#define clk_plld 0x0060
134#define clk_primad 0x0080
135#define clk_primbd 0x00a0
136#define clk_opbd 0x00c0
137#define clk_perd 0x00e0
138#define clk_mald 0x0100
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200139#define clk_spcid 0x0120
wdenkba56f622004-02-06 23:19:44 +0000140#define clk_icfg 0x0140
141
142/* 440gx sdr register definations */
143#define SDR_DCR_BASE 0x0e
144#define sdrcfga (SDR_DCR_BASE+0x0)
145#define sdrcfgd (SDR_DCR_BASE+0x1)
146#define sdr_sdstp0 0x0020 /* */
147#define sdr_sdstp1 0x0021 /* */
Stefan Roese90e6f412007-04-18 12:05:59 +0200148#define SDR_PINSTP 0x0040
wdenkba56f622004-02-06 23:19:44 +0000149#define sdr_sdcs 0x0060
150#define sdr_ecid0 0x0080
151#define sdr_ecid1 0x0081
152#define sdr_ecid2 0x0082
153#define sdr_jtag 0x00c0
Stefan Roese887e2ec2006-09-07 11:51:23 +0200154#if !defined(CONFIG_440EPX) && !defined(CONFIG_440GRX)
wdenkba56f622004-02-06 23:19:44 +0000155#define sdr_ddrdl 0x00e0
Stefan Roese887e2ec2006-09-07 11:51:23 +0200156#else
157#define sdr_cfg 0x00e0
158#define SDR_CFG_LT2_MASK 0x01000000 /* Leakage test 2*/
159#define SDR_CFG_64_32BITS_MASK 0x01000000 /* Switch DDR 64 bits or 32 bits */
160#define SDR_CFG_32BITS 0x00000000 /* 32 bits */
161#define SDR_CFG_64BITS 0x01000000 /* 64 bits */
162#define SDR_CFG_MC_V2518_MASK 0x02000000 /* Low VDD2518 (2.5 or 1.8V) */
163#define SDR_CFG_MC_V25 0x00000000 /* 2.5 V */
164#define SDR_CFG_MC_V18 0x02000000 /* 1.8 V */
165#endif /* !defined(CONFIG_440EPX) && !defined(CONFIG_440GRX) */
wdenkba56f622004-02-06 23:19:44 +0000166#define sdr_ebc 0x0100
167#define sdr_uart0 0x0120 /* UART0 Config */
168#define sdr_uart1 0x0121 /* UART1 Config */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200169#define sdr_uart2 0x0122 /* UART2 Config */
170#define sdr_uart3 0x0123 /* UART3 Config */
wdenkba56f622004-02-06 23:19:44 +0000171#define sdr_cp440 0x0180
172#define sdr_xcr 0x01c0
173#define sdr_xpllc 0x01c1
174#define sdr_xplld 0x01c2
175#define sdr_srst 0x0200
176#define sdr_slpipe 0x0220
Stefan Roesec157d8e2005-08-01 16:41:48 +0200177#define sdr_amp0 0x0240 /* Override PLB4 prioritiy for up to 8 masters */
178#define sdr_amp1 0x0241 /* Override PLB3 prioritiy for up to 8 masters */
wdenkba56f622004-02-06 23:19:44 +0000179#define sdr_mirq0 0x0260
180#define sdr_mirq1 0x0261
181#define sdr_maltbl 0x0280
182#define sdr_malrbl 0x02a0
183#define sdr_maltbs 0x02c0
184#define sdr_malrbs 0x02e0
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200185#define sdr_pci0 0x0300
186#define sdr_usb0 0x0320
wdenkba56f622004-02-06 23:19:44 +0000187#define sdr_cust0 0x4000
wdenkba56f622004-02-06 23:19:44 +0000188#define sdr_cust1 0x4002
wdenkba56f622004-02-06 23:19:44 +0000189#define sdr_pfc0 0x4100 /* Pin Function 0 */
190#define sdr_pfc1 0x4101 /* Pin Function 1 */
191#define sdr_plbtr 0x4200
192#define sdr_mfr 0x4300 /* SDR0_MFR reg */
193
Stefan Roese887e2ec2006-09-07 11:51:23 +0200194#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX) /* test-only!!!! */
195#define DDR0_00 0x00
196#define DDR0_01 0x01
197#define DDR0_02 0x02
198#define DDR0_03 0x03
199#define DDR0_04 0x04
200#define DDR0_05 0x05
201#define DDR0_06 0x06
202#define DDR0_07 0x07
203#define DDR0_08 0x08
204#define DDR0_09 0x09
205#define DDR0_10 0x0A
206#define DDR0_11 0x0B
207#define DDR0_12 0x0C
208#define DDR0_13 0x0D
209#define DDR0_14 0x0E
210#define DDR0_15 0x0F
211#define DDR0_16 0x10
212#define DDR0_17 0x11
213#define DDR0_18 0x12
214#define DDR0_19 0x13
215#define DDR0_20 0x14
216#define DDR0_21 0x15
217#define DDR0_22 0x16
218#define DDR0_23 0x17
219#define DDR0_24 0x18
220#define DDR0_25 0x19
221#define DDR0_26 0x1A
222#define DDR0_27 0x1B
223#define DDR0_28 0x1C
224#define DDR0_29 0x1D
225#define DDR0_30 0x1E
226#define DDR0_31 0x1F
227#define DDR0_32 0x20
228#define DDR0_33 0x21
229#define DDR0_34 0x22
230#define DDR0_35 0x23
231#define DDR0_36 0x24
232#define DDR0_37 0x25
233#define DDR0_38 0x26
234#define DDR0_39 0x27
235#define DDR0_40 0x28
236#define DDR0_41 0x29
237#define DDR0_42 0x2A
238#define DDR0_43 0x2B
239#define DDR0_44 0x2C
240#endif /*CONFIG_440EPX*/
241
wdenkba56f622004-02-06 23:19:44 +0000242/*-----------------------------------------------------------------------------
wdenkc00b5f82002-11-03 11:12:02 +0000243 | SDRAM Controller
244 +----------------------------------------------------------------------------*/
245#define SDRAM_DCR_BASE 0x10
wdenkba56f622004-02-06 23:19:44 +0000246#define memcfga (SDRAM_DCR_BASE+0x0) /* Memory configuration address reg */
247#define memcfgd (SDRAM_DCR_BASE+0x1) /* Memory configuration data reg */
wdenkc00b5f82002-11-03 11:12:02 +0000248
wdenkba56f622004-02-06 23:19:44 +0000249/* values for memcfga register - indirect addressing of these regs */
250#define mem_besr0_clr 0x0000 /* bus error status reg 0 (clr) */
251#define mem_besr0_set 0x0004 /* bus error status reg 0 (set) */
252#define mem_besr1_clr 0x0008 /* bus error status reg 1 (clr) */
253#define mem_besr1_set 0x000c /* bus error status reg 1 (set) */
254#define mem_bear 0x0010 /* bus error address reg */
255#define mem_mirq_clr 0x0011 /* bus master interrupt (clr) */
256#define mem_mirq_set 0x0012 /* bus master interrupt (set) */
257#define mem_slio 0x0018 /* ddr sdram slave interface options */
258#define mem_cfg0 0x0020 /* ddr sdram options 0 */
259#define mem_cfg1 0x0021 /* ddr sdram options 1 */
260#define mem_devopt 0x0022 /* ddr sdram device options */
261#define mem_mcsts 0x0024 /* memory controller status */
262#define mem_rtr 0x0030 /* refresh timer register */
263#define mem_pmit 0x0034 /* power management idle timer */
264#define mem_uabba 0x0038 /* plb UABus base address */
265#define mem_b0cr 0x0040 /* ddr sdram bank 0 configuration */
266#define mem_b1cr 0x0044 /* ddr sdram bank 1 configuration */
267#define mem_b2cr 0x0048 /* ddr sdram bank 2 configuration */
268#define mem_b3cr 0x004c /* ddr sdram bank 3 configuration */
269#define mem_tr0 0x0080 /* sdram timing register 0 */
270#define mem_tr1 0x0081 /* sdram timing register 1 */
271#define mem_clktr 0x0082 /* ddr clock timing register */
272#define mem_wddctr 0x0083 /* write data/dm/dqs clock timing reg */
273#define mem_dlycal 0x0084 /* delay line calibration register */
274#define mem_eccesr 0x0098 /* ECC error status */
wdenkc00b5f82002-11-03 11:12:02 +0000275
Marian Balakowiczbba68372006-06-30 18:35:04 +0200276#ifdef CONFIG_440GX
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200277#define sdr_amp 0x0240
278#define sdr_xpllc 0x01c1
279#define sdr_xplld 0x01c2
280#define sdr_xcr 0x01c0
281#define sdr_sdstp2 0x4001
282#define sdr_sdstp3 0x4003
Marian Balakowiczbba68372006-06-30 18:35:04 +0200283#endif /* CONFIG_440GX */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200284
Igor Lisitsina11e0692007-03-28 19:06:19 +0400285#ifdef CONFIG_440
286/*----------------------------------------------------------------------------+
287| Core Configuration/MMU configuration for 440 (CCR1 for 440x5 only).
288+----------------------------------------------------------------------------*/
289#define CCR0_PRE 0x40000000
290#define CCR0_CRPE 0x08000000
291#define CCR0_DSTG 0x00200000
292#define CCR0_DAPUIB 0x00100000
293#define CCR0_DTB 0x00008000
294#define CCR0_GICBT 0x00004000
295#define CCR0_GDCBT 0x00002000
296#define CCR0_FLSTA 0x00000100
297#define CCR0_ICSLC_MASK 0x0000000C
298#define CCR0_ICSLT_MASK 0x00000003
299#define CCR1_TCS_MASK 0x00000080
300#define CCR1_TCS_INTCLK 0x00000000
301#define CCR1_TCS_EXTCLK 0x00000080
302#define MMUCR_SWOA 0x01000000
303#define MMUCR_U1TE 0x00400000
304#define MMUCR_U2SWOAE 0x00200000
305#define MMUCR_DULXE 0x00800000
306#define MMUCR_IULXE 0x00400000
307#define MMUCR_STS 0x00100000
308#define MMUCR_STID_MASK 0x000000FF
309#endif /* CONFIG_440 */
310
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200311#ifdef CONFIG_440SPE
312#undef sdr_sdstp2
313#define sdr_sdstp2 0x0022
314#undef sdr_sdstp3
315#define sdr_sdstp3 0x0023
316#define sdr_ddr0 0x00E1
317#define sdr_uart2 0x0122
318#define sdr_xcr0 0x01c0
319/* #define sdr_xcr1 0x01c3 only one PCIX - SG */
320/* #define sdr_xcr2 0x01c6 only one PCIX - SG */
321#define sdr_xpllc0 0x01c1
322#define sdr_xplld0 0x01c2
323#define sdr_xpllc1 0x01c4 /*notRCW - SG */
324#define sdr_xplld1 0x01c5 /*notRCW - SG */
325#define sdr_xpllc2 0x01c7 /*notRCW - SG */
326#define sdr_xplld2 0x01c8 /*notRCW - SG */
327#define sdr_amp0 0x0240
328#define sdr_amp1 0x0241
329#define sdr_cust2 0x4004
330#define sdr_cust3 0x4006
331#define sdr_sdstp4 0x4001
332#define sdr_sdstp5 0x4003
333#define sdr_sdstp6 0x4005
334#define sdr_sdstp7 0x4007
335
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200336#define SDR0_CFGADDR 0x00E
337#define SDR0_CFGDATA 0x00F
338
339/******************************************************************************
340 * PCI express defines
341 ******************************************************************************/
342#define SDR0_PE0UTLSET1 0x00000300 /* PE0 Upper transaction layer conf setting */
343#define SDR0_PE0UTLSET2 0x00000301 /* PE0 Upper transaction layer conf setting 2 */
344#define SDR0_PE0DLPSET 0x00000302 /* PE0 Data link & logical physical configuration */
345#define SDR0_PE0LOOP 0x00000303 /* PE0 Loopback interface status */
346#define SDR0_PE0RCSSET 0x00000304 /* PE0 Reset, clock & shutdown setting */
347#define SDR0_PE0RCSSTS 0x00000305 /* PE0 Reset, clock & shutdown status */
348#define SDR0_PE0HSSSET1L0 0x00000306 /* PE0 HSS Control Setting 1: Lane 0 */
349#define SDR0_PE0HSSSET2L0 0x00000307 /* PE0 HSS Control Setting 2: Lane 0 */
350#define SDR0_PE0HSSSTSL0 0x00000308 /* PE0 HSS Control Status : Lane 0 */
351#define SDR0_PE0HSSSET1L1 0x00000309 /* PE0 HSS Control Setting 1: Lane 1 */
352#define SDR0_PE0HSSSET2L1 0x0000030A /* PE0 HSS Control Setting 2: Lane 1 */
353#define SDR0_PE0HSSSTSL1 0x0000030B /* PE0 HSS Control Status : Lane 1 */
354#define SDR0_PE0HSSSET1L2 0x0000030C /* PE0 HSS Control Setting 1: Lane 2 */
355#define SDR0_PE0HSSSET2L2 0x0000030D /* PE0 HSS Control Setting 2: Lane 2 */
356#define SDR0_PE0HSSSTSL2 0x0000030E /* PE0 HSS Control Status : Lane 2 */
357#define SDR0_PE0HSSSET1L3 0x0000030F /* PE0 HSS Control Setting 1: Lane 3 */
358#define SDR0_PE0HSSSET2L3 0x00000310 /* PE0 HSS Control Setting 2: Lane 3 */
359#define SDR0_PE0HSSSTSL3 0x00000311 /* PE0 HSS Control Status : Lane 3 */
360#define SDR0_PE0HSSSET1L4 0x00000312 /* PE0 HSS Control Setting 1: Lane 4 */
361#define SDR0_PE0HSSSET2L4 0x00000313 /* PE0 HSS Control Setting 2: Lane 4 */
362#define SDR0_PE0HSSSTSL4 0x00000314 /* PE0 HSS Control Status : Lane 4 */
363#define SDR0_PE0HSSSET1L5 0x00000315 /* PE0 HSS Control Setting 1: Lane 5 */
364#define SDR0_PE0HSSSET2L5 0x00000316 /* PE0 HSS Control Setting 2: Lane 5 */
365#define SDR0_PE0HSSSTSL5 0x00000317 /* PE0 HSS Control Status : Lane 5 */
366#define SDR0_PE0HSSSET1L6 0x00000318 /* PE0 HSS Control Setting 1: Lane 6 */
367#define SDR0_PE0HSSSET2L6 0x00000319 /* PE0 HSS Control Setting 2: Lane 6 */
368#define SDR0_PE0HSSSTSL6 0x0000031A /* PE0 HSS Control Status : Lane 6 */
369#define SDR0_PE0HSSSET1L7 0x0000031B /* PE0 HSS Control Setting 1: Lane 7 */
370#define SDR0_PE0HSSSET2L7 0x0000031C /* PE0 HSS Control Setting 2: Lane 7 */
371#define SDR0_PE0HSSSTSL7 0x0000031D /* PE0 HSS Control Status : Lane 7 */
372#define SDR0_PE0HSSSEREN 0x0000031E /* PE0 Serdes Transmitter Enable */
373#define SDR0_PE0LANEABCD 0x0000031F /* PE0 Lanes ABCD affectation */
374#define SDR0_PE0LANEEFGH 0x00000320 /* PE0 Lanes EFGH affectation */
375
376#define SDR0_PE1UTLSET1 0x00000340 /* PE1 Upper transaction layer conf setting */
377#define SDR0_PE1UTLSET2 0x00000341 /* PE1 Upper transaction layer conf setting 2 */
378#define SDR0_PE1DLPSET 0x00000342 /* PE1 Data link & logical physical configuration */
379#define SDR0_PE1LOOP 0x00000343 /* PE1 Loopback interface status */
380#define SDR0_PE1RCSSET 0x00000344 /* PE1 Reset, clock & shutdown setting */
381#define SDR0_PE1RCSSTS 0x00000345 /* PE1 Reset, clock & shutdown status */
382#define SDR0_PE1HSSSET1L0 0x00000346 /* PE1 HSS Control Setting 1: Lane 0 */
383#define SDR0_PE1HSSSET2L0 0x00000347 /* PE1 HSS Control Setting 2: Lane 0 */
384#define SDR0_PE1HSSSTSL0 0x00000348 /* PE1 HSS Control Status : Lane 0 */
385#define SDR0_PE1HSSSET1L1 0x00000349 /* PE1 HSS Control Setting 1: Lane 1 */
386#define SDR0_PE1HSSSET2L1 0x0000034A /* PE1 HSS Control Setting 2: Lane 1 */
387#define SDR0_PE1HSSSTSL1 0x0000034B /* PE1 HSS Control Status : Lane 1 */
388#define SDR0_PE1HSSSET1L2 0x0000034C /* PE1 HSS Control Setting 1: Lane 2 */
389#define SDR0_PE1HSSSET2L2 0x0000034D /* PE1 HSS Control Setting 2: Lane 2 */
390#define SDR0_PE1HSSSTSL2 0x0000034E /* PE1 HSS Control Status : Lane 2 */
391#define SDR0_PE1HSSSET1L3 0x0000034F /* PE1 HSS Control Setting 1: Lane 3 */
392#define SDR0_PE1HSSSET2L3 0x00000350 /* PE1 HSS Control Setting 2: Lane 3 */
393#define SDR0_PE1HSSSTSL3 0x00000351 /* PE1 HSS Control Status : Lane 3 */
394#define SDR0_PE1HSSSEREN 0x00000352 /* PE1 Serdes Transmitter Enable */
395#define SDR0_PE1LANEABCD 0x00000353 /* PE1 Lanes ABCD affectation */
396#define SDR0_PE2UTLSET1 0x00000370 /* PE2 Upper transaction layer conf setting */
397#define SDR0_PE2UTLSET2 0x00000371 /* PE2 Upper transaction layer conf setting 2 */
398#define SDR0_PE2DLPSET 0x00000372 /* PE2 Data link & logical physical configuration */
399#define SDR0_PE2LOOP 0x00000373 /* PE2 Loopback interface status */
400#define SDR0_PE2RCSSET 0x00000374 /* PE2 Reset, clock & shutdown setting */
401#define SDR0_PE2RCSSTS 0x00000375 /* PE2 Reset, clock & shutdown status */
402#define SDR0_PE2HSSSET1L0 0x00000376 /* PE2 HSS Control Setting 1: Lane 0 */
403#define SDR0_PE2HSSSET2L0 0x00000377 /* PE2 HSS Control Setting 2: Lane 0 */
404#define SDR0_PE2HSSSTSL0 0x00000378 /* PE2 HSS Control Status : Lane 0 */
405#define SDR0_PE2HSSSET1L1 0x00000379 /* PE2 HSS Control Setting 1: Lane 1 */
406#define SDR0_PE2HSSSET2L1 0x0000037A /* PE2 HSS Control Setting 2: Lane 1 */
407#define SDR0_PE2HSSSTSL1 0x0000037B /* PE2 HSS Control Status : Lane 1 */
408#define SDR0_PE2HSSSET1L2 0x0000037C /* PE2 HSS Control Setting 1: Lane 2 */
409#define SDR0_PE2HSSSET2L2 0x0000037D /* PE2 HSS Control Setting 2: Lane 2 */
410#define SDR0_PE2HSSSTSL2 0x0000037E /* PE2 HSS Control Status : Lane 2 */
411#define SDR0_PE2HSSSET1L3 0x0000037F /* PE2 HSS Control Setting 1: Lane 3 */
412#define SDR0_PE2HSSSET2L3 0x00000380 /* PE2 HSS Control Setting 2: Lane 3 */
413#define SDR0_PE2HSSSTSL3 0x00000381 /* PE2 HSS Control Status : Lane 3 */
414#define SDR0_PE2HSSSEREN 0x00000382 /* PE2 Serdes Transmitter Enable */
415#define SDR0_PE2LANEABCD 0x00000383 /* PE2 Lanes ABCD affectation */
416#define SDR0_PEGPLLSET1 0x000003A0 /* PE Pll LC Tank Setting1 */
417#define SDR0_PEGPLLSET2 0x000003A1 /* PE Pll LC Tank Setting2 */
418#define SDR0_PEGPLLSTS 0x000003A2 /* PE Pll LC Tank Status */
Stefan Roesedf294492007-03-08 10:06:09 +0100419#endif /* CONFIG_440SPE */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200420
Stefan Roesedf294492007-03-08 10:06:09 +0100421#if defined(CONFIG_440SP) || defined(CONFIG_440SPE)
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200422/*----------------------------------------------------------------------------+
423| SDRAM Controller
424+----------------------------------------------------------------------------*/
425/*-----------------------------------------------------------------------------+
426| SDRAM DLYCAL Options
427+-----------------------------------------------------------------------------*/
428#define SDRAM_DLYCAL_DLCV_MASK 0x000003FC
429#define SDRAM_DLYCAL_DLCV_ENCODE(x) (((x)<<2) & SDRAM_DLYCAL_DLCV_MASK)
430#define SDRAM_DLYCAL_DLCV_DECODE(x) (((x) & SDRAM_DLYCAL_DLCV_MASK)>>2)
431
432/*----------------------------------------------------------------------------+
433| Memory queue defines
434+----------------------------------------------------------------------------*/
435/* A REVOIR versus RWC - SG*/
436#define SDRAMQ_DCR_BASE 0x040
437
438#define SDRAM_R0BAS (SDRAMQ_DCR_BASE+0x0) /* rank 0 base address & size */
439#define SDRAM_R1BAS (SDRAMQ_DCR_BASE+0x1) /* rank 1 base address & size */
440#define SDRAM_R2BAS (SDRAMQ_DCR_BASE+0x2) /* rank 2 base address & size */
441#define SDRAM_R3BAS (SDRAMQ_DCR_BASE+0x3) /* rank 3 base address & size */
442#define SDRAM_CONF1HB (SDRAMQ_DCR_BASE+0x5) /* configuration 1 HB */
443#define SDRAM_ERRSTATHB (SDRAMQ_DCR_BASE+0x7) /* error status HB */
444#define SDRAM_ERRADDUHB (SDRAMQ_DCR_BASE+0x8) /* error address upper 32 HB */
445#define SDRAM_ERRADDLHB (SDRAMQ_DCR_BASE+0x9) /* error address lower 32 HB */
446#define SDRAM_PLBADDULL (SDRAMQ_DCR_BASE+0xA) /* PLB base address upper 32 LL */
447#define SDRAM_CONF1LL (SDRAMQ_DCR_BASE+0xB) /* configuration 1 LL */
448#define SDRAM_ERRSTATLL (SDRAMQ_DCR_BASE+0xC) /* error status LL */
449#define SDRAM_ERRADDULL (SDRAMQ_DCR_BASE+0xD) /* error address upper 32 LL */
450#define SDRAM_ERRADDLLL (SDRAMQ_DCR_BASE+0xE) /* error address lower 32 LL */
451#define SDRAM_CONFPATHB (SDRAMQ_DCR_BASE+0xF) /* configuration between paths */
452#define SDRAM_PLBADDUHB (SDRAMQ_DCR_BASE+0x10) /* PLB base address upper 32 LL */
453
454/*-----------------------------------------------------------------------------+
455| Memory Bank 0-7 configuration
456+-----------------------------------------------------------------------------*/
Stefan Roesedf294492007-03-08 10:06:09 +0100457#if defined(CONFIG_440SPE)
458#define SDRAM_RXBAS_SDBA_MASK 0xFFE00000 /* Base address */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200459#define SDRAM_RXBAS_SDBA_ENCODE(n) ((((unsigned long)(n))&0xFFE00000)>>2)
460#define SDRAM_RXBAS_SDBA_DECODE(n) ((((unsigned long)(n))&0xFFE00000)<<2)
Stefan Roesedf294492007-03-08 10:06:09 +0100461#endif /* CONFIG_440SPE */
462#if defined(CONFIG_440SP)
463#define SDRAM_RXBAS_SDBA_MASK 0xFF800000 /* Base address */
464#define SDRAM_RXBAS_SDBA_ENCODE(n) ((((unsigned long)(n))&0xFF800000))
465#define SDRAM_RXBAS_SDBA_DECODE(n) ((((unsigned long)(n))&0xFF800000))
466#endif /* CONFIG_440SP */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200467#define SDRAM_RXBAS_SDSZ_MASK 0x0000FFC0 /* Size */
468#define SDRAM_RXBAS_SDSZ_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<6)
469#define SDRAM_RXBAS_SDSZ_DECODE(n) ((((unsigned long)(n))>>6)&0x3FF)
470#define SDRAM_RXBAS_SDSZ_0 0x00000000 /* 0M */
471#define SDRAM_RXBAS_SDSZ_8 0x0000FFC0 /* 8M */
472#define SDRAM_RXBAS_SDSZ_16 0x0000FF80 /* 16M */
473#define SDRAM_RXBAS_SDSZ_32 0x0000FF00 /* 32M */
474#define SDRAM_RXBAS_SDSZ_64 0x0000FE00 /* 64M */
475#define SDRAM_RXBAS_SDSZ_128 0x0000FC00 /* 128M */
476#define SDRAM_RXBAS_SDSZ_256 0x0000F800 /* 256M */
477#define SDRAM_RXBAS_SDSZ_512 0x0000F000 /* 512M */
478#define SDRAM_RXBAS_SDSZ_1024 0x0000E000 /* 1024M */
479#define SDRAM_RXBAS_SDSZ_2048 0x0000C000 /* 2048M */
480#define SDRAM_RXBAS_SDSZ_4096 0x00008000 /* 4096M */
481
482/*----------------------------------------------------------------------------+
483| Memory controller defines
484+----------------------------------------------------------------------------*/
485#define SDRAMC_DCR_BASE 0x010
486#define SDRAMC_CFGADDR (SDRAMC_DCR_BASE+0x0) /* Memory configuration add */
487#define SDRAMC_CFGDATA (SDRAMC_DCR_BASE+0x1) /* Memory configuration data */
488
489/* A REVOIR versus specs 4 bank - SG*/
490#define SDRAM_MCSTAT 0x14 /* memory controller status */
491#define SDRAM_MCOPT1 0x20 /* memory controller options 1 */
492#define SDRAM_MCOPT2 0x21 /* memory controller options 2 */
493#define SDRAM_MODT0 0x22 /* on die termination for bank 0 */
494#define SDRAM_MODT1 0x23 /* on die termination for bank 1 */
495#define SDRAM_MODT2 0x24 /* on die termination for bank 2 */
496#define SDRAM_MODT3 0x25 /* on die termination for bank 3 */
497#define SDRAM_CODT 0x26 /* on die termination for controller */
498#define SDRAM_VVPR 0x27 /* variable VRef programmming */
499#define SDRAM_OPARS 0x28 /* on chip driver control setup */
500#define SDRAM_OPART 0x29 /* on chip driver control trigger */
501#define SDRAM_RTR 0x30 /* refresh timer */
502#define SDRAM_PMIT 0x34 /* power management idle timer */
503#define SDRAM_MB0CF 0x40 /* memory bank 0 configuration */
504#define SDRAM_MB1CF 0x44 /* memory bank 1 configuration */
505#define SDRAM_MB2CF 0x48
506#define SDRAM_MB3CF 0x4C
507#define SDRAM_INITPLR0 0x50 /* manual initialization control */
508#define SDRAM_INITPLR1 0x51 /* manual initialization control */
509#define SDRAM_INITPLR2 0x52 /* manual initialization control */
510#define SDRAM_INITPLR3 0x53 /* manual initialization control */
511#define SDRAM_INITPLR4 0x54 /* manual initialization control */
512#define SDRAM_INITPLR5 0x55 /* manual initialization control */
513#define SDRAM_INITPLR6 0x56 /* manual initialization control */
514#define SDRAM_INITPLR7 0x57 /* manual initialization control */
515#define SDRAM_INITPLR8 0x58 /* manual initialization control */
516#define SDRAM_INITPLR9 0x59 /* manual initialization control */
517#define SDRAM_INITPLR10 0x5a /* manual initialization control */
518#define SDRAM_INITPLR11 0x5b /* manual initialization control */
519#define SDRAM_INITPLR12 0x5c /* manual initialization control */
520#define SDRAM_INITPLR13 0x5d /* manual initialization control */
521#define SDRAM_INITPLR14 0x5e /* manual initialization control */
522#define SDRAM_INITPLR15 0x5f /* manual initialization control */
523#define SDRAM_RQDC 0x70 /* read DQS delay control */
524#define SDRAM_RFDC 0x74 /* read feedback delay control */
525#define SDRAM_RDCC 0x78 /* read data capture control */
526#define SDRAM_DLCR 0x7A /* delay line calibration */
527#define SDRAM_CLKTR 0x80 /* DDR clock timing */
528#define SDRAM_WRDTR 0x81 /* write data, DQS, DM clock, timing */
529#define SDRAM_SDTR1 0x85 /* DDR SDRAM timing 1 */
530#define SDRAM_SDTR2 0x86 /* DDR SDRAM timing 2 */
531#define SDRAM_SDTR3 0x87 /* DDR SDRAM timing 3 */
532#define SDRAM_MMODE 0x88 /* memory mode */
533#define SDRAM_MEMODE 0x89 /* memory extended mode */
534#define SDRAM_ECCCR 0x98 /* ECC error status */
535#define SDRAM_CID 0xA4 /* core ID */
536#define SDRAM_RID 0xA8 /* revision ID */
537
538/*-----------------------------------------------------------------------------+
539| Memory Controller Status
540+-----------------------------------------------------------------------------*/
541#define SDRAM_MCSTAT_MIC_MASK 0x80000000 /* Memory init status mask */
542#define SDRAM_MCSTAT_MIC_NOTCOMP 0x00000000 /* Mem init not complete */
543#define SDRAM_MCSTAT_MIC_COMP 0x80000000 /* Mem init complete */
Stefan Roese4745aca2007-02-20 10:57:08 +0100544#define SDRAM_MCSTAT_SRMS_MASK 0x40000000 /* Mem self refresh stat mask */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200545#define SDRAM_MCSTAT_SRMS_NOT_SF 0x00000000 /* Mem not in self refresh */
Stefan Roese4745aca2007-02-20 10:57:08 +0100546#define SDRAM_MCSTAT_SRMS_SF 0x40000000 /* Mem in self refresh */
547#define SDRAM_MCSTAT_IDLE_MASK 0x20000000 /* Mem self refresh stat mask */
548#define SDRAM_MCSTAT_IDLE_NOT 0x00000000 /* Mem contr not idle */
549#define SDRAM_MCSTAT_IDLE 0x20000000 /* Mem contr idle */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200550
551/*-----------------------------------------------------------------------------+
552| Memory Controller Options 1
553+-----------------------------------------------------------------------------*/
554#define SDRAM_MCOPT1_MCHK_MASK 0x30000000 /* Memory data err check mask*/
555#define SDRAM_MCOPT1_MCHK_NON 0x00000000 /* No ECC generation */
556#define SDRAM_MCOPT1_MCHK_GEN 0x20000000 /* ECC generation */
557#define SDRAM_MCOPT1_MCHK_CHK 0x10000000 /* ECC generation and check */
558#define SDRAM_MCOPT1_MCHK_CHK_REP 0x30000000 /* ECC generation, chk, report*/
559#define SDRAM_MCOPT1_MCHK_CHK_DECODE(n) ((((unsigned long)(n))>>28)&0x3)
560#define SDRAM_MCOPT1_RDEN_MASK 0x08000000 /* Registered DIMM mask */
561#define SDRAM_MCOPT1_RDEN 0x08000000 /* Registered DIMM enable */
562#define SDRAM_MCOPT1_PMU_MASK 0x06000000 /* Page management unit mask */
563#define SDRAM_MCOPT1_PMU_CLOSE 0x00000000 /* PMU Close */
564#define SDRAM_MCOPT1_PMU_OPEN 0x04000000 /* PMU Open */
565#define SDRAM_MCOPT1_PMU_AUTOCLOSE 0x02000000 /* PMU AutoClose */
566#define SDRAM_MCOPT1_DMWD_MASK 0x01000000 /* DRAM width mask */
567#define SDRAM_MCOPT1_DMWD_32 0x00000000 /* 32 bits */
568#define SDRAM_MCOPT1_DMWD_64 0x01000000 /* 64 bits */
569#define SDRAM_MCOPT1_UIOS_MASK 0x00C00000 /* Unused IO State */
570#define SDRAM_MCOPT1_BCNT_MASK 0x00200000 /* Bank count */
571#define SDRAM_MCOPT1_4_BANKS 0x00000000 /* 4 Banks */
572#define SDRAM_MCOPT1_8_BANKS 0x00200000 /* 8 Banks */
573#define SDRAM_MCOPT1_DDR_TYPE_MASK 0x00100000 /* DDR Memory Type mask */
574#define SDRAM_MCOPT1_DDR1_TYPE 0x00000000 /* DDR1 Memory Type */
575#define SDRAM_MCOPT1_DDR2_TYPE 0x00100000 /* DDR2 Memory Type */
576#define SDRAM_MCOPT1_QDEP 0x00020000 /* 4 commands deep */
577#define SDRAM_MCOPT1_RWOO_MASK 0x00008000 /* Out of Order Read mask */
578#define SDRAM_MCOPT1_RWOO_DISABLED 0x00000000 /* disabled */
579#define SDRAM_MCOPT1_RWOO_ENABLED 0x00008000 /* enabled */
580#define SDRAM_MCOPT1_WOOO_MASK 0x00004000 /* Out of Order Write mask */
581#define SDRAM_MCOPT1_WOOO_DISABLED 0x00000000 /* disabled */
582#define SDRAM_MCOPT1_WOOO_ENABLED 0x00004000 /* enabled */
583#define SDRAM_MCOPT1_DCOO_MASK 0x00002000 /* All Out of Order mask */
584#define SDRAM_MCOPT1_DCOO_DISABLED 0x00002000 /* disabled */
585#define SDRAM_MCOPT1_DCOO_ENABLED 0x00000000 /* enabled */
586#define SDRAM_MCOPT1_DREF_MASK 0x00001000 /* Deferred refresh mask */
587#define SDRAM_MCOPT1_DREF_NORMAL 0x00000000 /* normal refresh */
588#define SDRAM_MCOPT1_DREF_DEFER_4 0x00001000 /* defer up to 4 refresh cmd */
589
590/*-----------------------------------------------------------------------------+
591| Memory Controller Options 2
592+-----------------------------------------------------------------------------*/
593#define SDRAM_MCOPT2_SREN_MASK 0x80000000 /* Self Test mask */
594#define SDRAM_MCOPT2_SREN_EXIT 0x00000000 /* Self Test exit */
595#define SDRAM_MCOPT2_SREN_ENTER 0x80000000 /* Self Test enter */
596#define SDRAM_MCOPT2_PMEN_MASK 0x40000000 /* Power Management mask */
597#define SDRAM_MCOPT2_PMEN_DISABLE 0x00000000 /* disable */
598#define SDRAM_MCOPT2_PMEN_ENABLE 0x40000000 /* enable */
599#define SDRAM_MCOPT2_IPTR_MASK 0x20000000 /* Init Trigger Reg mask */
600#define SDRAM_MCOPT2_IPTR_IDLE 0x00000000 /* idle */
601#define SDRAM_MCOPT2_IPTR_EXECUTE 0x20000000 /* execute preloaded init */
602#define SDRAM_MCOPT2_XSRP_MASK 0x10000000 /* Exit Self Refresh Prevent */
603#define SDRAM_MCOPT2_XSRP_ALLOW 0x00000000 /* allow self refresh exit */
604#define SDRAM_MCOPT2_XSRP_PREVENT 0x10000000 /* prevent self refresh exit */
605#define SDRAM_MCOPT2_DCEN_MASK 0x08000000 /* SDRAM Controller Enable */
606#define SDRAM_MCOPT2_DCEN_DISABLE 0x00000000 /* SDRAM Controller Enable */
607#define SDRAM_MCOPT2_DCEN_ENABLE 0x08000000 /* SDRAM Controller Enable */
608#define SDRAM_MCOPT2_ISIE_MASK 0x04000000 /* Init Seq Interruptable mas*/
609#define SDRAM_MCOPT2_ISIE_DISABLE 0x00000000 /* disable */
610#define SDRAM_MCOPT2_ISIE_ENABLE 0x04000000 /* enable */
611
612/*-----------------------------------------------------------------------------+
613| SDRAM Refresh Timer Register
614+-----------------------------------------------------------------------------*/
615#define SDRAM_RTR_RINT_MASK 0xFFF80000
616#define SDRAM_RTR_RINT_ENCODE(n) ((((unsigned long)(n))&0xFFF8)<<16)
617#define SDRAM_RTR_RINT_DECODE(n) ((((unsigned long)(n))>>16)&0xFFF8)
618
619/*-----------------------------------------------------------------------------+
620| SDRAM Read DQS Delay Control Register
621+-----------------------------------------------------------------------------*/
622#define SDRAM_RQDC_RQDE_MASK 0x80000000
623#define SDRAM_RQDC_RQDE_DISABLE 0x00000000
624#define SDRAM_RQDC_RQDE_ENABLE 0x80000000
625#define SDRAM_RQDC_RQFD_MASK 0x000001FF
626#define SDRAM_RQDC_RQFD_ENCODE(n) ((((unsigned long)(n))&0x1FF)<<0)
627
628#define SDRAM_RQDC_RQFD_MAX 0x1FF
629
630/*-----------------------------------------------------------------------------+
631| SDRAM Read Data Capture Control Register
632+-----------------------------------------------------------------------------*/
633#define SDRAM_RDCC_RDSS_MASK 0xC0000000
634#define SDRAM_RDCC_RDSS_T1 0x00000000
635#define SDRAM_RDCC_RDSS_T2 0x40000000
636#define SDRAM_RDCC_RDSS_T3 0x80000000
637#define SDRAM_RDCC_RDSS_T4 0xC0000000
638#define SDRAM_RDCC_RSAE_MASK 0x00000001
639#define SDRAM_RDCC_RSAE_DISABLE 0x00000001
640#define SDRAM_RDCC_RSAE_ENABLE 0x00000000
641
642/*-----------------------------------------------------------------------------+
643| SDRAM Read Feedback Delay Control Register
644+-----------------------------------------------------------------------------*/
645#define SDRAM_RFDC_ARSE_MASK 0x80000000
646#define SDRAM_RFDC_ARSE_DISABLE 0x80000000
647#define SDRAM_RFDC_ARSE_ENABLE 0x00000000
648#define SDRAM_RFDC_RFOS_MASK 0x007F0000
649#define SDRAM_RFDC_RFOS_ENCODE(n) ((((unsigned long)(n))&0x7F)<<16)
650#define SDRAM_RFDC_RFFD_MASK 0x000003FF
651#define SDRAM_RFDC_RFFD_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<0)
652
653#define SDRAM_RFDC_RFFD_MAX 0x7FF
654
655/*-----------------------------------------------------------------------------+
656| SDRAM Delay Line Calibration Register
657+-----------------------------------------------------------------------------*/
658#define SDRAM_DLCR_DCLM_MASK 0x80000000
659#define SDRAM_DLCR_DCLM_MANUEL 0x80000000
660#define SDRAM_DLCR_DCLM_AUTO 0x00000000
661#define SDRAM_DLCR_DLCR_MASK 0x08000000
662#define SDRAM_DLCR_DLCR_CALIBRATE 0x08000000
663#define SDRAM_DLCR_DLCR_IDLE 0x00000000
664#define SDRAM_DLCR_DLCS_MASK 0x07000000
665#define SDRAM_DLCR_DLCS_NOT_RUN 0x00000000
666#define SDRAM_DLCR_DLCS_IN_PROGRESS 0x01000000
667#define SDRAM_DLCR_DLCS_COMPLETE 0x02000000
668#define SDRAM_DLCR_DLCS_CONT_DONE 0x03000000
669#define SDRAM_DLCR_DLCS_ERROR 0x04000000
670#define SDRAM_DLCR_DLCV_MASK 0x000001FF
671#define SDRAM_DLCR_DLCV_ENCODE(n) ((((unsigned long)(n))&0x1FF)<<0)
672#define SDRAM_DLCR_DLCV_DECODE(n) ((((unsigned long)(n))>>0)&0x1FF)
673
674/*-----------------------------------------------------------------------------+
675| SDRAM Controller On Die Termination Register
676+-----------------------------------------------------------------------------*/
677#define SDRAM_CODT_ODT_ON 0x80000000
678#define SDRAM_CODT_ODT_OFF 0x00000000
679#define SDRAM_CODT_DQS_VOLTAGE_DDR_MASK 0x00000020
680#define SDRAM_CODT_DQS_2_5_V_DDR1 0x00000000
681#define SDRAM_CODT_DQS_1_8_V_DDR2 0x00000020
682#define SDRAM_CODT_DQS_MASK 0x00000010
683#define SDRAM_CODT_DQS_DIFFERENTIAL 0x00000000
684#define SDRAM_CODT_DQS_SINGLE_END 0x00000010
685#define SDRAM_CODT_CKSE_DIFFERENTIAL 0x00000000
686#define SDRAM_CODT_CKSE_SINGLE_END 0x00000008
687#define SDRAM_CODT_FEEBBACK_RCV_SINGLE_END 0x00000004
688#define SDRAM_CODT_FEEBBACK_DRV_SINGLE_END 0x00000002
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200689#define SDRAM_CODT_IO_HIZ 0x00000000
690#define SDRAM_CODT_IO_NMODE 0x00000001
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200691
692/*-----------------------------------------------------------------------------+
693| SDRAM Mode Register
694+-----------------------------------------------------------------------------*/
695#define SDRAM_MMODE_WR_MASK 0x00000E00
696#define SDRAM_MMODE_WR_DDR1 0x00000000
697#define SDRAM_MMODE_WR_DDR2_3_CYC 0x00000400
698#define SDRAM_MMODE_WR_DDR2_4_CYC 0x00000600
699#define SDRAM_MMODE_WR_DDR2_5_CYC 0x00000800
700#define SDRAM_MMODE_WR_DDR2_6_CYC 0x00000A00
701#define SDRAM_MMODE_DCL_MASK 0x00000070
702#define SDRAM_MMODE_DCL_DDR1_2_0_CLK 0x00000020
703#define SDRAM_MMODE_DCL_DDR1_2_5_CLK 0x00000060
704#define SDRAM_MMODE_DCL_DDR1_3_0_CLK 0x00000030
705#define SDRAM_MMODE_DCL_DDR2_2_0_CLK 0x00000020
706#define SDRAM_MMODE_DCL_DDR2_3_0_CLK 0x00000030
707#define SDRAM_MMODE_DCL_DDR2_4_0_CLK 0x00000040
708#define SDRAM_MMODE_DCL_DDR2_5_0_CLK 0x00000050
709#define SDRAM_MMODE_DCL_DDR2_6_0_CLK 0x00000060
710#define SDRAM_MMODE_DCL_DDR2_7_0_CLK 0x00000070
711
712/*-----------------------------------------------------------------------------+
713| SDRAM Extended Mode Register
714+-----------------------------------------------------------------------------*/
715#define SDRAM_MEMODE_DIC_MASK 0x00000002
716#define SDRAM_MEMODE_DIC_NORMAL 0x00000000
717#define SDRAM_MEMODE_DIC_WEAK 0x00000002
718#define SDRAM_MEMODE_DLL_MASK 0x00000001
719#define SDRAM_MEMODE_DLL_DISABLE 0x00000001
720#define SDRAM_MEMODE_DLL_ENABLE 0x00000000
721#define SDRAM_MEMODE_RTT_MASK 0x00000044
722#define SDRAM_MEMODE_RTT_DISABLED 0x00000000
723#define SDRAM_MEMODE_RTT_75OHM 0x00000004
724#define SDRAM_MEMODE_RTT_150OHM 0x00000040
725#define SDRAM_MEMODE_DQS_MASK 0x00000400
726#define SDRAM_MEMODE_DQS_DISABLE 0x00000400
727#define SDRAM_MEMODE_DQS_ENABLE 0x00000000
728
729/*-----------------------------------------------------------------------------+
730| SDRAM Clock Timing Register
731+-----------------------------------------------------------------------------*/
732#define SDRAM_CLKTR_CLKP_MASK 0xC0000000
733#define SDRAM_CLKTR_CLKP_0_DEG 0x00000000
734#define SDRAM_CLKTR_CLKP_180_DEG_ADV 0x80000000
735
736/*-----------------------------------------------------------------------------+
737| SDRAM Write Timing Register
738+-----------------------------------------------------------------------------*/
739#define SDRAM_WRDTR_LLWP_MASK 0x10000000
740#define SDRAM_WRDTR_LLWP_DIS 0x10000000
741#define SDRAM_WRDTR_LLWP_1_CYC 0x00000000
742#define SDRAM_WRDTR_WTR_MASK 0x0E000000
743#define SDRAM_WRDTR_WTR_0_DEG 0x06000000
Stefan Roese4745aca2007-02-20 10:57:08 +0100744#define SDRAM_WRDTR_WTR_90_DEG_ADV 0x04000000
Marian Balakowicz6c5879f2006-06-30 16:30:46 +0200745#define SDRAM_WRDTR_WTR_180_DEG_ADV 0x02000000
746#define SDRAM_WRDTR_WTR_270_DEG_ADV 0x00000000
747
748/*-----------------------------------------------------------------------------+
749| SDRAM SDTR1 Options
750+-----------------------------------------------------------------------------*/
751#define SDRAM_SDTR1_LDOF_MASK 0x80000000
752#define SDRAM_SDTR1_LDOF_1_CLK 0x00000000
753#define SDRAM_SDTR1_LDOF_2_CLK 0x80000000
754#define SDRAM_SDTR1_RTW_MASK 0x00F00000
755#define SDRAM_SDTR1_RTW_2_CLK 0x00200000
756#define SDRAM_SDTR1_RTW_3_CLK 0x00300000
757#define SDRAM_SDTR1_WTWO_MASK 0x000F0000
758#define SDRAM_SDTR1_WTWO_0_CLK 0x00000000
759#define SDRAM_SDTR1_WTWO_1_CLK 0x00010000
760#define SDRAM_SDTR1_RTRO_MASK 0x0000F000
761#define SDRAM_SDTR1_RTRO_1_CLK 0x00001000
762#define SDRAM_SDTR1_RTRO_2_CLK 0x00002000
763
764/*-----------------------------------------------------------------------------+
765| SDRAM SDTR2 Options
766+-----------------------------------------------------------------------------*/
767#define SDRAM_SDTR2_RCD_MASK 0xF0000000
768#define SDRAM_SDTR2_RCD_1_CLK 0x10000000
769#define SDRAM_SDTR2_RCD_2_CLK 0x20000000
770#define SDRAM_SDTR2_RCD_3_CLK 0x30000000
771#define SDRAM_SDTR2_RCD_4_CLK 0x40000000
772#define SDRAM_SDTR2_RCD_5_CLK 0x50000000
773#define SDRAM_SDTR2_WTR_MASK 0x0F000000
774#define SDRAM_SDTR2_WTR_1_CLK 0x01000000
775#define SDRAM_SDTR2_WTR_2_CLK 0x02000000
776#define SDRAM_SDTR2_WTR_3_CLK 0x03000000
777#define SDRAM_SDTR2_WTR_4_CLK 0x04000000
778#define SDRAM_SDTR3_WTR_ENCODE(n) ((((unsigned long)(n))&0xF)<<24)
779#define SDRAM_SDTR2_XSNR_MASK 0x00FF0000
780#define SDRAM_SDTR2_XSNR_8_CLK 0x00080000
781#define SDRAM_SDTR2_XSNR_16_CLK 0x00100000
782#define SDRAM_SDTR2_XSNR_32_CLK 0x00200000
783#define SDRAM_SDTR2_XSNR_64_CLK 0x00400000
784#define SDRAM_SDTR2_WPC_MASK 0x0000F000
785#define SDRAM_SDTR2_WPC_2_CLK 0x00002000
786#define SDRAM_SDTR2_WPC_3_CLK 0x00003000
787#define SDRAM_SDTR2_WPC_4_CLK 0x00004000
788#define SDRAM_SDTR2_WPC_5_CLK 0x00005000
789#define SDRAM_SDTR2_WPC_6_CLK 0x00006000
790#define SDRAM_SDTR3_WPC_ENCODE(n) ((((unsigned long)(n))&0xF)<<12)
791#define SDRAM_SDTR2_RPC_MASK 0x00000F00
792#define SDRAM_SDTR2_RPC_2_CLK 0x00000200
793#define SDRAM_SDTR2_RPC_3_CLK 0x00000300
794#define SDRAM_SDTR2_RPC_4_CLK 0x00000400
795#define SDRAM_SDTR2_RP_MASK 0x000000F0
796#define SDRAM_SDTR2_RP_3_CLK 0x00000030
797#define SDRAM_SDTR2_RP_4_CLK 0x00000040
798#define SDRAM_SDTR2_RP_5_CLK 0x00000050
799#define SDRAM_SDTR2_RP_6_CLK 0x00000060
800#define SDRAM_SDTR2_RP_7_CLK 0x00000070
801#define SDRAM_SDTR2_RRD_MASK 0x0000000F
802#define SDRAM_SDTR2_RRD_2_CLK 0x00000002
803#define SDRAM_SDTR2_RRD_3_CLK 0x00000003
804
805/*-----------------------------------------------------------------------------+
806| SDRAM SDTR3 Options
807+-----------------------------------------------------------------------------*/
808#define SDRAM_SDTR3_RAS_MASK 0x1F000000
809#define SDRAM_SDTR3_RAS_ENCODE(n) ((((unsigned long)(n))&0x1F)<<24)
810#define SDRAM_SDTR3_RC_MASK 0x001F0000
811#define SDRAM_SDTR3_RC_ENCODE(n) ((((unsigned long)(n))&0x1F)<<16)
812#define SDRAM_SDTR3_XCS_MASK 0x00001F00
813#define SDRAM_SDTR3_XCS 0x00000D00
814#define SDRAM_SDTR3_RFC_MASK 0x0000003F
815#define SDRAM_SDTR3_RFC_ENCODE(n) ((((unsigned long)(n))&0x3F)<<0)
816
817/*-----------------------------------------------------------------------------+
818| Memory Bank 0-1 configuration
819+-----------------------------------------------------------------------------*/
820#define SDRAM_BXCF_M_AM_MASK 0x00000F00 /* Addressing mode */
821#define SDRAM_BXCF_M_AM_0 0x00000000 /* Mode 0 */
822#define SDRAM_BXCF_M_AM_1 0x00000100 /* Mode 1 */
823#define SDRAM_BXCF_M_AM_2 0x00000200 /* Mode 2 */
824#define SDRAM_BXCF_M_AM_3 0x00000300 /* Mode 3 */
825#define SDRAM_BXCF_M_AM_4 0x00000400 /* Mode 4 */
826#define SDRAM_BXCF_M_AM_5 0x00000500 /* Mode 5 */
827#define SDRAM_BXCF_M_AM_6 0x00000600 /* Mode 6 */
828#define SDRAM_BXCF_M_AM_7 0x00000700 /* Mode 7 */
829#define SDRAM_BXCF_M_AM_8 0x00000800 /* Mode 8 */
830#define SDRAM_BXCF_M_AM_9 0x00000900 /* Mode 9 */
831#define SDRAM_BXCF_M_BE_MASK 0x00000001 /* Memory Bank Enable */
832#define SDRAM_BXCF_M_BE_DISABLE 0x00000000 /* Memory Bank Enable */
833#define SDRAM_BXCF_M_BE_ENABLE 0x00000001 /* Memory Bank Enable */
834#endif /* CONFIG_440SPE */
835
wdenkc00b5f82002-11-03 11:12:02 +0000836/*-----------------------------------------------------------------------------
Wolfgang Denk6ed6ce62005-09-25 16:01:42 +0200837 | External Bus Controller
wdenkc00b5f82002-11-03 11:12:02 +0000838 +----------------------------------------------------------------------------*/
839#define EBC_DCR_BASE 0x12
840#define ebccfga (EBC_DCR_BASE+0x0) /* External bus controller addr reg */
841#define ebccfgd (EBC_DCR_BASE+0x1) /* External bus controller data reg */
wdenkba56f622004-02-06 23:19:44 +0000842/* values for ebccfga register - indirect addressing of these regs */
843#define pb0cr 0x00 /* periph bank 0 config reg */
844#define pb1cr 0x01 /* periph bank 1 config reg */
845#define pb2cr 0x02 /* periph bank 2 config reg */
846#define pb3cr 0x03 /* periph bank 3 config reg */
847#define pb4cr 0x04 /* periph bank 4 config reg */
848#define pb5cr 0x05 /* periph bank 5 config reg */
849#define pb6cr 0x06 /* periph bank 6 config reg */
850#define pb7cr 0x07 /* periph bank 7 config reg */
851#define pb0ap 0x10 /* periph bank 0 access parameters */
852#define pb1ap 0x11 /* periph bank 1 access parameters */
853#define pb2ap 0x12 /* periph bank 2 access parameters */
854#define pb3ap 0x13 /* periph bank 3 access parameters */
855#define pb4ap 0x14 /* periph bank 4 access parameters */
856#define pb5ap 0x15 /* periph bank 5 access parameters */
857#define pb6ap 0x16 /* periph bank 6 access parameters */
858#define pb7ap 0x17 /* periph bank 7 access parameters */
859#define pbear 0x20 /* periph bus error addr reg */
860#define pbesr 0x21 /* periph bus error status reg */
861#define xbcfg 0x23 /* external bus configuration reg */
Stefan Roese4745aca2007-02-20 10:57:08 +0100862#define EBC0_CFG 0x23 /* external bus configuration reg */
Wolfgang Denk6ed6ce62005-09-25 16:01:42 +0200863#define xbcid 0x24 /* external bus core id reg */
wdenkc00b5f82002-11-03 11:12:02 +0000864
Stefan Roese887e2ec2006-09-07 11:51:23 +0200865#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
866 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Stefan Roesec157d8e2005-08-01 16:41:48 +0200867
868/* PLB4 to PLB3 Bridge OUT */
869#define P4P3_DCR_BASE 0x020
870#define p4p3_esr0_read (P4P3_DCR_BASE+0x0)
871#define p4p3_esr0_write (P4P3_DCR_BASE+0x1)
872#define p4p3_eadr (P4P3_DCR_BASE+0x2)
873#define p4p3_euadr (P4P3_DCR_BASE+0x3)
874#define p4p3_esr1_read (P4P3_DCR_BASE+0x4)
875#define p4p3_esr1_write (P4P3_DCR_BASE+0x5)
876#define p4p3_confg (P4P3_DCR_BASE+0x6)
877#define p4p3_pic (P4P3_DCR_BASE+0x7)
878#define p4p3_peir (P4P3_DCR_BASE+0x8)
879#define p4p3_rev (P4P3_DCR_BASE+0xA)
880
881/* PLB3 to PLB4 Bridge IN */
882#define P3P4_DCR_BASE 0x030
883#define p3p4_esr0_read (P3P4_DCR_BASE+0x0)
884#define p3p4_esr0_write (P3P4_DCR_BASE+0x1)
885#define p3p4_eadr (P3P4_DCR_BASE+0x2)
886#define p3p4_euadr (P3P4_DCR_BASE+0x3)
887#define p3p4_esr1_read (P3P4_DCR_BASE+0x4)
888#define p3p4_esr1_write (P3P4_DCR_BASE+0x5)
889#define p3p4_confg (P3P4_DCR_BASE+0x6)
890#define p3p4_pic (P3P4_DCR_BASE+0x7)
891#define p3p4_peir (P3P4_DCR_BASE+0x8)
892#define p3p4_rev (P3P4_DCR_BASE+0xA)
893
894/* PLB3 Arbiter */
895#define PLB3_DCR_BASE 0x070
896#define plb3_revid (PLB3_DCR_BASE+0x2)
897#define plb3_besr (PLB3_DCR_BASE+0x3)
898#define plb3_bear (PLB3_DCR_BASE+0x6)
899#define plb3_acr (PLB3_DCR_BASE+0x7)
900
901/* PLB4 Arbiter - PowerPC440EP Pass1 */
902#define PLB4_DCR_BASE 0x080
Stefan Roesea78bc442007-01-05 10:40:36 +0100903#define plb4_acr (PLB4_DCR_BASE+0x1)
Stefan Roesec157d8e2005-08-01 16:41:48 +0200904#define plb4_revid (PLB4_DCR_BASE+0x2)
Stefan Roesec157d8e2005-08-01 16:41:48 +0200905#define plb4_besr (PLB4_DCR_BASE+0x4)
906#define plb4_bearl (PLB4_DCR_BASE+0x6)
907#define plb4_bearh (PLB4_DCR_BASE+0x7)
908
Stefan Roesea78bc442007-01-05 10:40:36 +0100909#define PLB4_ACR_WRP (0x80000000 >> 7)
910
Stefan Roesec157d8e2005-08-01 16:41:48 +0200911/* Nebula PLB4 Arbiter - PowerPC440EP */
912#define PLB_ARBITER_BASE 0x80
913
914#define plb0_revid (PLB_ARBITER_BASE+ 0x00)
915#define plb0_acr (PLB_ARBITER_BASE+ 0x01)
916#define plb0_acr_ppm_mask 0xF0000000
917#define plb0_acr_ppm_fixed 0x00000000
918#define plb0_acr_ppm_fair 0xD0000000
919#define plb0_acr_hbu_mask 0x08000000
920#define plb0_acr_hbu_disabled 0x00000000
921#define plb0_acr_hbu_enabled 0x08000000
922#define plb0_acr_rdp_mask 0x06000000
923#define plb0_acr_rdp_disabled 0x00000000
924#define plb0_acr_rdp_2deep 0x02000000
925#define plb0_acr_rdp_3deep 0x04000000
926#define plb0_acr_rdp_4deep 0x06000000
927#define plb0_acr_wrp_mask 0x01000000
928#define plb0_acr_wrp_disabled 0x00000000
929#define plb0_acr_wrp_2deep 0x01000000
930
931#define plb0_besrl (PLB_ARBITER_BASE+ 0x02)
932#define plb0_besrh (PLB_ARBITER_BASE+ 0x03)
933#define plb0_bearl (PLB_ARBITER_BASE+ 0x04)
934#define plb0_bearh (PLB_ARBITER_BASE+ 0x05)
935#define plb0_ccr (PLB_ARBITER_BASE+ 0x08)
936
937#define plb1_acr (PLB_ARBITER_BASE+ 0x09)
938#define plb1_acr_ppm_mask 0xF0000000
939#define plb1_acr_ppm_fixed 0x00000000
940#define plb1_acr_ppm_fair 0xD0000000
941#define plb1_acr_hbu_mask 0x08000000
942#define plb1_acr_hbu_disabled 0x00000000
943#define plb1_acr_hbu_enabled 0x08000000
944#define plb1_acr_rdp_mask 0x06000000
945#define plb1_acr_rdp_disabled 0x00000000
946#define plb1_acr_rdp_2deep 0x02000000
947#define plb1_acr_rdp_3deep 0x04000000
948#define plb1_acr_rdp_4deep 0x06000000
949#define plb1_acr_wrp_mask 0x01000000
950#define plb1_acr_wrp_disabled 0x00000000
951#define plb1_acr_wrp_2deep 0x01000000
952
953#define plb1_besrl (PLB_ARBITER_BASE+ 0x0A)
954#define plb1_besrh (PLB_ARBITER_BASE+ 0x0B)
955#define plb1_bearl (PLB_ARBITER_BASE+ 0x0C)
956#define plb1_bearh (PLB_ARBITER_BASE+ 0x0D)
957
Stefan Roeseb765ffb2007-06-15 08:18:01 +0200958#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
959 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Stefan Roese17f50f222005-08-04 17:09:16 +0200960/* Pin Function Control Register 1 */
961#define SDR0_PFC1 0x4101
962#define SDR0_PFC1_U1ME_MASK 0x02000000 /* UART1 Mode Enable */
963#define SDR0_PFC1_U1ME_DSR_DTR 0x00000000 /* UART1 in DSR/DTR Mode */
964#define SDR0_PFC1_U1ME_CTS_RTS 0x02000000 /* UART1 in CTS/RTS Mode */
965#define SDR0_PFC1_U0ME_MASK 0x00080000 /* UART0 Mode Enable */
966#define SDR0_PFC1_U0ME_DSR_DTR 0x00000000 /* UART0 in DSR/DTR Mode */
967#define SDR0_PFC1_U0ME_CTS_RTS 0x00080000 /* UART0 in CTS/RTS Mode */
968#define SDR0_PFC1_U0IM_MASK 0x00040000 /* UART0 Interface Mode */
969#define SDR0_PFC1_U0IM_8PINS 0x00000000 /* UART0 Interface Mode 8 pins */
970#define SDR0_PFC1_U0IM_4PINS 0x00040000 /* UART0 Interface Mode 4 pins */
971#define SDR0_PFC1_SIS_MASK 0x00020000 /* SCP or IIC1 Selection */
972#define SDR0_PFC1_SIS_SCP_SEL 0x00000000 /* SCP Selected */
973#define SDR0_PFC1_SIS_IIC1_SEL 0x00020000 /* IIC1 Selected */
974#define SDR0_PFC1_UES_MASK 0x00010000 /* USB2D_RX_Active / EBC_Hold Req Selection */
975#define SDR0_PFC1_UES_USB2D_SEL 0x00000000 /* USB2D_RX_Active Selected */
976#define SDR0_PFC1_UES_EBCHR_SEL 0x00010000 /* EBC_Hold Req Selected */
977#define SDR0_PFC1_DIS_MASK 0x00008000 /* DMA_Req(1) / UIC_IRQ(5) Selection */
978#define SDR0_PFC1_DIS_DMAR_SEL 0x00000000 /* DMA_Req(1) Selected */
979#define SDR0_PFC1_DIS_UICIRQ5_SEL 0x00008000 /* UIC_IRQ(5) Selected */
980#define SDR0_PFC1_ERE_MASK 0x00004000 /* EBC Mast.Ext.Req.En./GPIO0(27) Selection */
981#define SDR0_PFC1_ERE_EXTR_SEL 0x00000000 /* EBC Mast.Ext.Req.En. Selected */
982#define SDR0_PFC1_ERE_GPIO0_27_SEL 0x00004000 /* GPIO0(27) Selected */
983#define SDR0_PFC1_UPR_MASK 0x00002000 /* USB2 Device Packet Reject Selection */
984#define SDR0_PFC1_UPR_DISABLE 0x00000000 /* USB2 Device Packet Reject Disable */
985#define SDR0_PFC1_UPR_ENABLE 0x00002000 /* USB2 Device Packet Reject Enable */
986
987#define SDR0_PFC1_PLB_PME_MASK 0x00001000 /* PLB3/PLB4 Perf. Monitor En. Selection */
988#define SDR0_PFC1_PLB_PME_PLB3_SEL 0x00000000 /* PLB3 Performance Monitor Enable */
989#define SDR0_PFC1_PLB_PME_PLB4_SEL 0x00001000 /* PLB3 Performance Monitor Enable */
990#define SDR0_PFC1_GFGGI_MASK 0x0000000F /* GPT Frequency Generation Gated In */
991
992/* USB Control Register */
993#define SDR0_USB0 0x0320
994#define SDR0_USB0_USB_DEVSEL_MASK 0x00000002 /* USB Device Selection */
995#define SDR0_USB0_USB20D_DEVSEL 0x00000000 /* USB2.0 Device Selected */
996#define SDR0_USB0_USB11D_DEVSEL 0x00000002 /* USB1.1 Device Selected */
997#define SDR0_USB0_LEEN_MASK 0x00000001 /* Little Endian selection */
998#define SDR0_USB0_LEEN_DISABLE 0x00000000 /* Little Endian Disable */
999#define SDR0_USB0_LEEN_ENABLE 0x00000001 /* Little Endian Enable */
1000
Stefan Roese887e2ec2006-09-07 11:51:23 +02001001/* Miscealleneaous Function Reg. */
1002#define SDR0_MFR 0x4300
1003#define SDR0_MFR_ETH0_CLK_SEL_MASK 0x08000000 /* Ethernet0 Clock Select */
1004#define SDR0_MFR_ETH0_CLK_SEL_EXT 0x00000000
1005#define SDR0_MFR_ETH1_CLK_SEL_MASK 0x04000000 /* Ethernet1 Clock Select */
1006#define SDR0_MFR_ETH1_CLK_SEL_EXT 0x00000000
1007#define SDR0_MFR_ZMII_MODE_MASK 0x03000000 /* ZMII Mode Mask */
1008#define SDR0_MFR_ZMII_MODE_MII 0x00000000 /* ZMII Mode MII */
1009#define SDR0_MFR_ZMII_MODE_SMII 0x01000000 /* ZMII Mode SMII */
1010#define SDR0_MFR_ZMII_MODE_RMII_10M 0x02000000 /* ZMII Mode RMII - 10 Mbs */
1011#define SDR0_MFR_ZMII_MODE_RMII_100M 0x03000000 /* ZMII Mode RMII - 100 Mbs */
1012#define SDR0_MFR_ZMII_MODE_BIT0 0x02000000 /* ZMII Mode Bit0 */
1013#define SDR0_MFR_ZMII_MODE_BIT1 0x01000000 /* ZMII Mode Bit1 */
1014#define SDR0_MFR_ZM_ENCODE(n) ((((unsigned long)(n))&0x3)<<24)
1015#define SDR0_MFR_ZM_DECODE(n) ((((unsigned long)(n))<<24)&0x3)
1016
1017#define SDR0_MFR_ERRATA3_EN0 0x00800000
1018#define SDR0_MFR_ERRATA3_EN1 0x00400000
1019#define SDR0_MFR_PKT_REJ_MASK 0x00180000 /* Pkt Rej. Enable Mask */
1020#define SDR0_MFR_PKT_REJ_EN 0x00180000 /* Pkt Rej. Enable on both EMAC3 0-1 */
1021#define SDR0_MFR_PKT_REJ_EN0 0x00100000 /* Pkt Rej. Enable on EMAC3(0) */
1022#define SDR0_MFR_PKT_REJ_EN1 0x00080000 /* Pkt Rej. Enable on EMAC3(1) */
1023#define SDR0_MFR_PKT_REJ_POL 0x00200000 /* Packet Reject Polarity */
1024
1025#endif /* defined(CONFIG_440EP) || defined(CONFIG_440GR) */
1026
1027#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
1028#define SDR_USB2D0CR 0x0320
1029#define SDR0_USB2D0CR_USB2DEV_EBC_SEL_MASK 0x00000004 /* USB 2.0 Device/EBC Master Selection */
1030#define SDR0_USB2D0CR_USB2DEV_SELECTION 0x00000004 /* USB 2.0 Device Selection */
1031#define SDR0_USB2D0CR_EBC_SELECTION 0x00000000 /* EBC Selection */
1032
1033#define SDR0_USB2D0CR_USB_DEV_INT_SEL_MASK 0x00000002 /* USB Device Interface Selection */
1034#define SDR0_USB2D0CR_USB20D_DEVSEL 0x00000000 /* USB2.0 Device Selected */
1035#define SDR0_USB2D0CR_USB11D_DEVSEL 0x00000002 /* USB1.1 Device Selected */
1036
1037#define SDR0_USB2D0CR_LEEN_MASK 0x00000001 /* Little Endian selection */
1038#define SDR0_USB2D0CR_LEEN_DISABLE 0x00000000 /* Little Endian Disable */
1039#define SDR0_USB2D0CR_LEEN_ENABLE 0x00000001 /* Little Endian Enable */
1040
1041/* USB2 Host Control Register */
1042#define SDR0_USB2H0CR 0x0340
1043#define SDR0_USB2H0CR_WDINT_MASK 0x00000001 /* Host UTMI Word Interface */
1044#define SDR0_USB2H0CR_WDINT_8BIT_60MHZ 0x00000000 /* 8-bit/60MHz */
1045#define SDR0_USB2H0CR_WDINT_16BIT_30MHZ 0x00000001 /* 16-bit/30MHz */
1046#define SDR0_USB2H0CR_EFLADJ_MASK 0x0000007e /* EHCI Frame Length Adjustment */
1047
1048/* Pin Function Control Register 1 */
1049#define SDR0_PFC1 0x4101
1050#define SDR0_PFC1_U1ME_MASK 0x02000000 /* UART1 Mode Enable */
1051#define SDR0_PFC1_U1ME_DSR_DTR 0x00000000 /* UART1 in DSR/DTR Mode */
1052#define SDR0_PFC1_U1ME_CTS_RTS 0x02000000 /* UART1 in CTS/RTS Mode */
1053
1054#define SDR0_PFC1_SELECT_MASK 0x01C00000 /* Ethernet Pin Select EMAC 0 */
1055#define SDR0_PFC1_SELECT_CONFIG_1_1 0x00C00000 /* 1xMII using RGMII bridge */
1056#define SDR0_PFC1_SELECT_CONFIG_1_2 0x00000000 /* 1xMII using ZMII bridge */
1057#define SDR0_PFC1_SELECT_CONFIG_2 0x00C00000 /* 1xGMII using RGMII bridge */
1058#define SDR0_PFC1_SELECT_CONFIG_3 0x01000000 /* 1xTBI using RGMII bridge */
1059#define SDR0_PFC1_SELECT_CONFIG_4 0x01400000 /* 2xRGMII using RGMII bridge */
1060#define SDR0_PFC1_SELECT_CONFIG_5 0x01800000 /* 2xRTBI using RGMII bridge */
1061#define SDR0_PFC1_SELECT_CONFIG_6 0x00800000 /* 2xSMII using ZMII bridge */
1062
1063#define SDR0_PFC1_U0ME_MASK 0x00080000 /* UART0 Mode Enable */
1064#define SDR0_PFC1_U0ME_DSR_DTR 0x00000000 /* UART0 in DSR/DTR Mode */
1065#define SDR0_PFC1_U0ME_CTS_RTS 0x00080000 /* UART0 in CTS/RTS Mode */
1066#define SDR0_PFC1_U0IM_MASK 0x00040000 /* UART0 Interface Mode */
1067#define SDR0_PFC1_U0IM_8PINS 0x00000000 /* UART0 Interface Mode 8 pins */
1068#define SDR0_PFC1_U0IM_4PINS 0x00040000 /* UART0 Interface Mode 4 pins */
1069#define SDR0_PFC1_SIS_MASK 0x00020000 /* SCP or IIC1 Selection */
1070#define SDR0_PFC1_SIS_SCP_SEL 0x00000000 /* SCP Selected */
1071#define SDR0_PFC1_SIS_IIC1_SEL 0x00020000 /* IIC1 Selected */
1072#define SDR0_PFC1_UES_MASK 0x00010000 /* USB2D_RX_Active / EBC_Hold Req Selection */
1073#define SDR0_PFC1_UES_USB2D_SEL 0x00000000 /* USB2D_RX_Active Selected */
1074#define SDR0_PFC1_UES_EBCHR_SEL 0x00010000 /* EBC_Hold Req Selected */
1075#define SDR0_PFC1_DIS_MASK 0x00008000 /* DMA_Req(1) / UIC_IRQ(5) Selection */
1076#define SDR0_PFC1_DIS_DMAR_SEL 0x00000000 /* DMA_Req(1) Selected */
1077#define SDR0_PFC1_DIS_UICIRQ5_SEL 0x00008000 /* UIC_IRQ(5) Selected */
1078#define SDR0_PFC1_ERE_MASK 0x00004000 /* EBC Mast.Ext.Req.En./GPIO0(27) Selection */
1079#define SDR0_PFC1_ERE_EXTR_SEL 0x00000000 /* EBC Mast.Ext.Req.En. Selected */
1080#define SDR0_PFC1_ERE_GPIO0_27_SEL 0x00004000 /* GPIO0(27) Selected */
1081#define SDR0_PFC1_UPR_MASK 0x00002000 /* USB2 Device Packet Reject Selection */
1082#define SDR0_PFC1_UPR_DISABLE 0x00000000 /* USB2 Device Packet Reject Disable */
1083#define SDR0_PFC1_UPR_ENABLE 0x00002000 /* USB2 Device Packet Reject Enable */
1084
1085#define SDR0_PFC1_PLB_PME_MASK 0x00001000 /* PLB3/PLB4 Perf. Monitor En. Selection */
1086#define SDR0_PFC1_PLB_PME_PLB3_SEL 0x00000000 /* PLB3 Performance Monitor Enable */
1087#define SDR0_PFC1_PLB_PME_PLB4_SEL 0x00001000 /* PLB3 Performance Monitor Enable */
1088#define SDR0_PFC1_GFGGI_MASK 0x0000000F /* GPT Frequency Generation Gated In */
1089
1090/* Ethernet PLL Configuration Register */
1091#define SDR0_PFC2 0x4102
1092#define SDR0_PFC2_TUNE_MASK 0x01FF8000 /* Loop stability tuning bits */
1093#define SDR0_PFC2_MULTI_MASK 0x00007C00 /* Frequency multiplication selector */
1094#define SDR0_PFC2_RANGEB_MASK 0x00000380 /* PLLOUTB/C frequency selector */
1095#define SDR0_PFC2_RANGEA_MASK 0x00000071 /* PLLOUTA frequency selector */
1096
1097#define SDR0_PFC2_SELECT_MASK 0xE0000000 /* Ethernet Pin select EMAC1 */
1098#define SDR0_PFC2_SELECT_CONFIG_1_1 0x60000000 /* 1xMII using RGMII bridge */
1099#define SDR0_PFC2_SELECT_CONFIG_1_2 0x00000000 /* 1xMII using ZMII bridge */
1100#define SDR0_PFC2_SELECT_CONFIG_2 0x60000000 /* 1xGMII using RGMII bridge */
1101#define SDR0_PFC2_SELECT_CONFIG_3 0x80000000 /* 1xTBI using RGMII bridge */
1102#define SDR0_PFC2_SELECT_CONFIG_4 0xA0000000 /* 2xRGMII using RGMII bridge */
1103#define SDR0_PFC2_SELECT_CONFIG_5 0xC0000000 /* 2xRTBI using RGMII bridge */
1104#define SDR0_PFC2_SELECT_CONFIG_6 0x40000000 /* 2xSMII using ZMII bridge */
1105
Stefan Roeseb765ffb2007-06-15 08:18:01 +02001106#define SDR0_PFC4 0x4104
1107
Stefan Roese887e2ec2006-09-07 11:51:23 +02001108/* USB2PHY0 Control Register */
1109#define SDR0_USB2PHY0CR 0x4103
1110#define SDR0_USB2PHY0CR_UTMICN_MASK 0x00100000 /* PHY UTMI interface connection */
1111#define SDR0_USB2PHY0CR_UTMICN_DEV 0x00000000 /* Device support */
1112#define SDR0_USB2PHY0CR_UTMICN_HOST 0x00100000 /* Host support */
1113
1114#define SDR0_USB2PHY0CR_DWNSTR_MASK 0x00400000 /* Select downstream port mode */
1115#define SDR0_USB2PHY0CR_DWNSTR_DEV 0x00000000 /* Device */
1116#define SDR0_USB2PHY0CR_DWNSTR_HOST 0x00400000 /* Host */
1117
1118#define SDR0_USB2PHY0CR_DVBUS_MASK 0x00800000 /* VBus detect (Device mode only) */
1119#define SDR0_USB2PHY0CR_DVBUS_PURDIS 0x00000000 /* Pull-up resistance on D+ is disabled */
1120#define SDR0_USB2PHY0CR_DVBUS_PUREN 0x00800000 /* Pull-up resistance on D+ is enabled */
1121
1122#define SDR0_USB2PHY0CR_WDINT_MASK 0x01000000 /* PHY UTMI data width and clock select */
1123#define SDR0_USB2PHY0CR_WDINT_8BIT_60MHZ 0x00000000 /* 8-bit data/60MHz */
1124#define SDR0_USB2PHY0CR_WDINT_16BIT_30MHZ 0x01000000 /* 16-bit data/30MHz */
1125
1126#define SDR0_USB2PHY0CR_LOOPEN_MASK 0x02000000 /* Loop back test enable */
1127#define SDR0_USB2PHY0CR_LOOP_ENABLE 0x00000000 /* Loop back disabled */
1128#define SDR0_USB2PHY0CR_LOOP_DISABLE 0x02000000 /* Loop back enabled (only test purposes) */
1129
1130#define SDR0_USB2PHY0CR_XOON_MASK 0x04000000 /* Force XO block on during a suspend */
1131#define SDR0_USB2PHY0CR_XO_ON 0x00000000 /* PHY XO block is powered-on */
1132#define SDR0_USB2PHY0CR_XO_OFF 0x04000000 /* PHY XO block is powered-off when all ports are suspended */
1133
1134#define SDR0_USB2PHY0CR_PWRSAV_MASK 0x08000000 /* Select PHY power-save mode */
1135#define SDR0_USB2PHY0CR_PWRSAV_OFF 0x00000000 /* Non-power-save mode */
1136#define SDR0_USB2PHY0CR_PWRSAV_ON 0x08000000 /* Power-save mode. Valid only for full-speed operation */
1137
1138#define SDR0_USB2PHY0CR_XOREF_MASK 0x10000000 /* Select reference clock source */
1139#define SDR0_USB2PHY0CR_XOREF_INTERNAL 0x00000000 /* PHY PLL uses chip internal 48M clock as a reference */
1140#define SDR0_USB2PHY0CR_XOREF_XO 0x10000000 /* PHY PLL uses internal XO block output as a reference */
1141
1142#define SDR0_USB2PHY0CR_XOCLK_MASK 0x20000000 /* Select clock for XO block */
1143#define SDR0_USB2PHY0CR_XOCLK_EXTERNAL 0x00000000 /* PHY macro used an external clock */
1144#define SDR0_USB2PHY0CR_XOCLK_CRYSTAL 0x20000000 /* PHY macro uses the clock from a crystal */
1145
1146#define SDR0_USB2PHY0CR_CLKSEL_MASK 0xc0000000 /* Select ref clk freq */
1147#define SDR0_USB2PHY0CR_CLKSEL_12MHZ 0x00000000 /* Select ref clk freq = 12 MHz*/
1148#define SDR0_USB2PHY0CR_CLKSEL_48MHZ 0x40000000 /* Select ref clk freq = 48 MHz*/
1149#define SDR0_USB2PHY0CR_CLKSEL_24MHZ 0x80000000 /* Select ref clk freq = 24 MHz*/
1150
1151/* Miscealleneaous Function Reg. */
1152#define SDR0_MFR 0x4300
1153#define SDR0_MFR_ETH0_CLK_SEL_MASK 0x08000000 /* Ethernet0 Clock Select */
1154#define SDR0_MFR_ETH0_CLK_SEL_EXT 0x00000000
1155#define SDR0_MFR_ETH1_CLK_SEL_MASK 0x04000000 /* Ethernet1 Clock Select */
1156#define SDR0_MFR_ETH1_CLK_SEL_EXT 0x00000000
1157#define SDR0_MFR_ZMII_MODE_MASK 0x03000000 /* ZMII Mode Mask */
1158#define SDR0_MFR_ZMII_MODE_MII 0x00000000 /* ZMII Mode MII */
1159#define SDR0_MFR_ZMII_MODE_SMII 0x01000000 /* ZMII Mode SMII */
1160#define SDR0_MFR_ZMII_MODE_BIT0 0x02000000 /* ZMII Mode Bit0 */
1161#define SDR0_MFR_ZMII_MODE_BIT1 0x01000000 /* ZMII Mode Bit1 */
1162#define SDR0_MFR_ZM_ENCODE(n) ((((unsigned long)(n))&0x3)<<24)
1163#define SDR0_MFR_ZM_DECODE(n) ((((unsigned long)(n))<<24)&0x3)
1164
1165#define SDR0_MFR_ERRATA3_EN0 0x00800000
1166#define SDR0_MFR_ERRATA3_EN1 0x00400000
1167#define SDR0_MFR_PKT_REJ_MASK 0x00180000 /* Pkt Rej. Enable Mask */
1168#define SDR0_MFR_PKT_REJ_EN 0x00180000 /* Pkt Rej. Enable on both EMAC3 0-1 */
1169#define SDR0_MFR_PKT_REJ_EN0 0x00100000 /* Pkt Rej. Enable on EMAC3(0) */
1170#define SDR0_MFR_PKT_REJ_EN1 0x00080000 /* Pkt Rej. Enable on EMAC3(1) */
1171#define SDR0_MFR_PKT_REJ_POL 0x00200000 /* Packet Reject Polarity */
1172
1173#endif /* defined(CONFIG_440EPX) || defined(CONFIG_440GRX) */
1174
Stefan Roese17f50f222005-08-04 17:09:16 +02001175/* CUST0 Customer Configuration Register0 */
1176#define SDR0_CUST0 0x4000
1177#define SDR0_CUST0_MUX_E_N_G_MASK 0xC0000000 /* Mux_Emac_NDFC_GPIO */
1178#define SDR0_CUST0_MUX_EMAC_SEL 0x40000000 /* Emac Selection */
1179#define SDR0_CUST0_MUX_NDFC_SEL 0x80000000 /* NDFC Selection */
1180#define SDR0_CUST0_MUX_GPIO_SEL 0xC0000000 /* GPIO Selection */
1181
1182#define SDR0_CUST0_NDFC_EN_MASK 0x20000000 /* NDFC Enable Mask */
1183#define SDR0_CUST0_NDFC_ENABLE 0x20000000 /* NDFC Enable */
1184#define SDR0_CUST0_NDFC_DISABLE 0x00000000 /* NDFC Disable */
1185
1186#define SDR0_CUST0_NDFC_BW_MASK 0x10000000 /* NDFC Boot Width */
1187#define SDR0_CUST0_NDFC_BW_16_BIT 0x10000000 /* NDFC Boot Width = 16 Bit */
1188#define SDR0_CUST0_NDFC_BW_8_BIT 0x00000000 /* NDFC Boot Width = 8 Bit */
1189
1190#define SDR0_CUST0_NDFC_BP_MASK 0x0F000000 /* NDFC Boot Page */
1191#define SDR0_CUST0_NDFC_BP_ENCODE(n) ((((unsigned long)(n))&0xF)<<24)
1192#define SDR0_CUST0_NDFC_BP_DECODE(n) ((((unsigned long)(n))>>24)&0x0F)
1193
1194#define SDR0_CUST0_NDFC_BAC_MASK 0x00C00000 /* NDFC Boot Address Cycle */
1195#define SDR0_CUST0_NDFC_BAC_ENCODE(n) ((((unsigned long)(n))&0x3)<<22)
1196#define SDR0_CUST0_NDFC_BAC_DECODE(n) ((((unsigned long)(n))>>22)&0x03)
1197
1198#define SDR0_CUST0_NDFC_ARE_MASK 0x00200000 /* NDFC Auto Read Enable */
1199#define SDR0_CUST0_NDFC_ARE_ENABLE 0x00200000 /* NDFC Auto Read Enable */
1200#define SDR0_CUST0_NDFC_ARE_DISABLE 0x00000000 /* NDFC Auto Read Disable */
1201
1202#define SDR0_CUST0_NRB_MASK 0x00100000 /* NDFC Ready / Busy */
1203#define SDR0_CUST0_NRB_BUSY 0x00100000 /* Busy */
1204#define SDR0_CUST0_NRB_READY 0x00000000 /* Ready */
1205
1206#define SDR0_CUST0_NDRSC_MASK 0x0000FFF0 /* NDFC Device Reset Count Mask */
1207#define SDR0_CUST0_NDRSC_ENCODE(n) ((((unsigned long)(n))&0xFFF)<<4)
1208#define SDR0_CUST0_NDRSC_DECODE(n) ((((unsigned long)(n))>>4)&0xFFF)
1209
1210#define SDR0_CUST0_CHIPSELGAT_MASK 0x0000000F /* Chip Select Gating Mask */
1211#define SDR0_CUST0_CHIPSELGAT_DIS 0x00000000 /* Chip Select Gating Disable */
1212#define SDR0_CUST0_CHIPSELGAT_ENALL 0x0000000F /* All Chip Select Gating Enable */
1213#define SDR0_CUST0_CHIPSELGAT_EN0 0x00000008 /* Chip Select0 Gating Enable */
1214#define SDR0_CUST0_CHIPSELGAT_EN1 0x00000004 /* Chip Select1 Gating Enable */
1215#define SDR0_CUST0_CHIPSELGAT_EN2 0x00000002 /* Chip Select2 Gating Enable */
1216#define SDR0_CUST0_CHIPSELGAT_EN3 0x00000001 /* Chip Select3 Gating Enable */
1217
1218/* CUST1 Customer Configuration Register1 */
1219#define SDR0_CUST1 0x4002
1220#define SDR0_CUST1_NDRSC_MASK 0xFFFF0000 /* NDRSC Device Read Count */
1221#define SDR0_CUST1_NDRSC_ENCODE(n) ((((unsigned long)(n))&0xFFFF)<<16)
1222#define SDR0_CUST1_NDRSC_DECODE(n) ((((unsigned long)(n))>>16)&0xFFFF)
1223
1224/* Pin Function Control Register 0 */
1225#define SDR0_PFC0 0x4100
1226#define SDR0_PFC0_CPU_TR_EN_MASK 0x00000100 /* CPU Trace Enable Mask */
1227#define SDR0_PFC0_CPU_TRACE_EN 0x00000100 /* CPU Trace Enable */
1228#define SDR0_PFC0_CPU_TRACE_DIS 0x00000100 /* CPU Trace Disable */
1229#define SDR0_PFC0_CTE_ENCODE(n) ((((unsigned long)(n))&0x01)<<8)
1230#define SDR0_PFC0_CTE_DECODE(n) ((((unsigned long)(n))>>8)&0x01)
1231
1232/* Pin Function Control Register 1 */
1233#define SDR0_PFC1 0x4101
1234#define SDR0_PFC1_U1ME_MASK 0x02000000 /* UART1 Mode Enable */
1235#define SDR0_PFC1_U1ME_DSR_DTR 0x00000000 /* UART1 in DSR/DTR Mode */
1236#define SDR0_PFC1_U1ME_CTS_RTS 0x02000000 /* UART1 in CTS/RTS Mode */
1237#define SDR0_PFC1_U0ME_MASK 0x00080000 /* UART0 Mode Enable */
1238#define SDR0_PFC1_U0ME_DSR_DTR 0x00000000 /* UART0 in DSR/DTR Mode */
1239#define SDR0_PFC1_U0ME_CTS_RTS 0x00080000 /* UART0 in CTS/RTS Mode */
1240#define SDR0_PFC1_U0IM_MASK 0x00040000 /* UART0 Interface Mode */
1241#define SDR0_PFC1_U0IM_8PINS 0x00000000 /* UART0 Interface Mode 8 pins */
1242#define SDR0_PFC1_U0IM_4PINS 0x00040000 /* UART0 Interface Mode 4 pins */
1243#define SDR0_PFC1_SIS_MASK 0x00020000 /* SCP or IIC1 Selection */
1244#define SDR0_PFC1_SIS_SCP_SEL 0x00000000 /* SCP Selected */
1245#define SDR0_PFC1_SIS_IIC1_SEL 0x00020000 /* IIC1 Selected */
1246#define SDR0_PFC1_UES_MASK 0x00010000 /* USB2D_RX_Active / EBC_Hold Req Selection */
1247#define SDR0_PFC1_UES_USB2D_SEL 0x00000000 /* USB2D_RX_Active Selected */
1248#define SDR0_PFC1_UES_EBCHR_SEL 0x00010000 /* EBC_Hold Req Selected */
1249#define SDR0_PFC1_DIS_MASK 0x00008000 /* DMA_Req(1) / UIC_IRQ(5) Selection */
1250#define SDR0_PFC1_DIS_DMAR_SEL 0x00000000 /* DMA_Req(1) Selected */
1251#define SDR0_PFC1_DIS_UICIRQ5_SEL 0x00008000 /* UIC_IRQ(5) Selected */
1252#define SDR0_PFC1_ERE_MASK 0x00004000 /* EBC Mast.Ext.Req.En./GPIO0(27) Selection */
1253#define SDR0_PFC1_ERE_EXTR_SEL 0x00000000 /* EBC Mast.Ext.Req.En. Selected */
1254#define SDR0_PFC1_ERE_GPIO0_27_SEL 0x00004000 /* GPIO0(27) Selected */
1255#define SDR0_PFC1_UPR_MASK 0x00002000 /* USB2 Device Packet Reject Selection */
1256#define SDR0_PFC1_UPR_DISABLE 0x00000000 /* USB2 Device Packet Reject Disable */
1257#define SDR0_PFC1_UPR_ENABLE 0x00002000 /* USB2 Device Packet Reject Enable */
1258
1259#define SDR0_PFC1_PLB_PME_MASK 0x00001000 /* PLB3/PLB4 Perf. Monitor En. Selection */
1260#define SDR0_PFC1_PLB_PME_PLB3_SEL 0x00000000 /* PLB3 Performance Monitor Enable */
1261#define SDR0_PFC1_PLB_PME_PLB4_SEL 0x00001000 /* PLB3 Performance Monitor Enable */
1262#define SDR0_PFC1_GFGGI_MASK 0x0000000F /* GPT Frequency Generation Gated In */
1263
Stefan Roese887e2ec2006-09-07 11:51:23 +02001264/*-----------------------------------------------------------------------------
1265 | Internal SRAM
1266 +----------------------------------------------------------------------------*/
1267#define ISRAM0_DCR_BASE 0x380
1268#define isram0_sb0cr (ISRAM0_DCR_BASE+0x00) /* SRAM bank config 0*/
1269#define isram0_bear (ISRAM0_DCR_BASE+0x04) /* SRAM bus error addr reg */
1270#define isram0_besr0 (ISRAM0_DCR_BASE+0x05) /* SRAM bus error status reg 0 */
1271#define isram0_besr1 (ISRAM0_DCR_BASE+0x06) /* SRAM bus error status reg 1 */
1272#define isram0_pmeg (ISRAM0_DCR_BASE+0x07) /* SRAM power management */
1273#define isram0_cid (ISRAM0_DCR_BASE+0x08) /* SRAM bus core id reg */
1274#define isram0_revid (ISRAM0_DCR_BASE+0x09) /* SRAM bus revision id reg */
1275#define isram0_dpc (ISRAM0_DCR_BASE+0x0a) /* SRAM data parity check reg */
Stefan Roese17f50f222005-08-04 17:09:16 +02001276
Stefan Roesec157d8e2005-08-01 16:41:48 +02001277#else
1278
wdenkc00b5f82002-11-03 11:12:02 +00001279/*-----------------------------------------------------------------------------
1280 | Internal SRAM
1281 +----------------------------------------------------------------------------*/
1282#define ISRAM0_DCR_BASE 0x020
wdenkba56f622004-02-06 23:19:44 +00001283#define isram0_sb0cr (ISRAM0_DCR_BASE+0x00) /* SRAM bank config 0*/
1284#define isram0_sb1cr (ISRAM0_DCR_BASE+0x01) /* SRAM bank config 1*/
1285#define isram0_sb2cr (ISRAM0_DCR_BASE+0x02) /* SRAM bank config 2*/
1286#define isram0_sb3cr (ISRAM0_DCR_BASE+0x03) /* SRAM bank config 3*/
1287#define isram0_bear (ISRAM0_DCR_BASE+0x04) /* SRAM bus error addr reg */
1288#define isram0_besr0 (ISRAM0_DCR_BASE+0x05) /* SRAM bus error status reg 0 */
1289#define isram0_besr1 (ISRAM0_DCR_BASE+0x06) /* SRAM bus error status reg 1 */
1290#define isram0_pmeg (ISRAM0_DCR_BASE+0x07) /* SRAM power management */
1291#define isram0_cid (ISRAM0_DCR_BASE+0x08) /* SRAM bus core id reg */
1292#define isram0_revid (ISRAM0_DCR_BASE+0x09) /* SRAM bus revision id reg */
1293#define isram0_dpc (ISRAM0_DCR_BASE+0x0a) /* SRAM data parity check reg */
1294
1295/*-----------------------------------------------------------------------------
1296 | L2 Cache
1297 +----------------------------------------------------------------------------*/
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001298#if defined (CONFIG_440GX) || defined(CONFIG_440SP) || defined(CONFIG_440SPE)
wdenkba56f622004-02-06 23:19:44 +00001299#define L2_CACHE_BASE 0x030
1300#define l2_cache_cfg (L2_CACHE_BASE+0x00) /* L2 Cache Config */
1301#define l2_cache_cmd (L2_CACHE_BASE+0x01) /* L2 Cache Command */
1302#define l2_cache_addr (L2_CACHE_BASE+0x02) /* L2 Cache Address */
1303#define l2_cache_data (L2_CACHE_BASE+0x03) /* L2 Cache Data */
1304#define l2_cache_stat (L2_CACHE_BASE+0x04) /* L2 Cache Status */
1305#define l2_cache_cver (L2_CACHE_BASE+0x05) /* L2 Cache Revision ID */
1306#define l2_cache_snp0 (L2_CACHE_BASE+0x06) /* L2 Cache Snoop reg 0 */
1307#define l2_cache_snp1 (L2_CACHE_BASE+0x07) /* L2 Cache Snoop reg 1 */
1308
Stefan Roese846b0dd2005-08-08 12:42:22 +02001309#endif /* CONFIG_440GX */
1310#endif /* !CONFIG_440EP !CONFIG_440GR*/
wdenkc00b5f82002-11-03 11:12:02 +00001311
1312/*-----------------------------------------------------------------------------
1313 | On-Chip Buses
1314 +----------------------------------------------------------------------------*/
1315/* TODO: as needed */
1316
1317/*-----------------------------------------------------------------------------
1318 | Clocking, Power Management and Chip Control
1319 +----------------------------------------------------------------------------*/
1320#define CNTRL_DCR_BASE 0x0b0
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001321#if defined(CONFIG_440GX) || defined(CONFIG_440SP) || defined(CONFIG_440SPE)
wdenk63153492005-04-03 20:55:38 +00001322#define cpc0_er (CNTRL_DCR_BASE+0x00) /* CPM enable register */
1323#define cpc0_fr (CNTRL_DCR_BASE+0x01) /* CPM force register */
1324#define cpc0_sr (CNTRL_DCR_BASE+0x02) /* CPM status register */
wdenkba56f622004-02-06 23:19:44 +00001325#else
wdenk63153492005-04-03 20:55:38 +00001326#define cpc0_sr (CNTRL_DCR_BASE+0x00) /* CPM status register */
1327#define cpc0_er (CNTRL_DCR_BASE+0x01) /* CPM enable register */
1328#define cpc0_fr (CNTRL_DCR_BASE+0x02) /* CPM force register */
wdenkba56f622004-02-06 23:19:44 +00001329#endif
wdenkc00b5f82002-11-03 11:12:02 +00001330
wdenk63153492005-04-03 20:55:38 +00001331#define cpc0_sys0 (CNTRL_DCR_BASE+0x30) /* System configuration reg 0 */
1332#define cpc0_sys1 (CNTRL_DCR_BASE+0x31) /* System configuration reg 1 */
1333#define cpc0_cust0 (CNTRL_DCR_BASE+0x32) /* Customer configuration reg 0 */
1334#define cpc0_cust1 (CNTRL_DCR_BASE+0x33) /* Customer configuration reg 1 */
wdenkc00b5f82002-11-03 11:12:02 +00001335
1336#define cpc0_strp0 (CNTRL_DCR_BASE+0x34) /* Power-on config reg 0 (RO) */
1337#define cpc0_strp1 (CNTRL_DCR_BASE+0x35) /* Power-on config reg 1 (RO) */
1338#define cpc0_strp2 (CNTRL_DCR_BASE+0x36) /* Power-on config reg 2 (RO) */
1339#define cpc0_strp3 (CNTRL_DCR_BASE+0x37) /* Power-on config reg 3 (RO) */
1340
Stefan Roese5568e612005-11-22 13:20:42 +01001341#define cpc0_gpio (CNTRL_DCR_BASE+0x38) /* GPIO config reg (440GP) */
1342
wdenk63153492005-04-03 20:55:38 +00001343#define cntrl0 (CNTRL_DCR_BASE+0x3b) /* Control 0 register */
1344#define cntrl1 (CNTRL_DCR_BASE+0x3a) /* Control 1 register */
wdenkc00b5f82002-11-03 11:12:02 +00001345
1346/*-----------------------------------------------------------------------------
1347 | Universal interrupt controller
1348 +----------------------------------------------------------------------------*/
1349#define UIC0_DCR_BASE 0xc0
wdenkba56f622004-02-06 23:19:44 +00001350#define uic0sr (UIC0_DCR_BASE+0x0) /* UIC0 status */
1351#define uic0er (UIC0_DCR_BASE+0x2) /* UIC0 enable */
1352#define uic0cr (UIC0_DCR_BASE+0x3) /* UIC0 critical */
1353#define uic0pr (UIC0_DCR_BASE+0x4) /* UIC0 polarity */
1354#define uic0tr (UIC0_DCR_BASE+0x5) /* UIC0 triggering */
1355#define uic0msr (UIC0_DCR_BASE+0x6) /* UIC0 masked status */
1356#define uic0vr (UIC0_DCR_BASE+0x7) /* UIC0 vector */
1357#define uic0vcr (UIC0_DCR_BASE+0x8) /* UIC0 vector configuration */
wdenkc00b5f82002-11-03 11:12:02 +00001358
1359#define UIC1_DCR_BASE 0xd0
wdenkba56f622004-02-06 23:19:44 +00001360#define uic1sr (UIC1_DCR_BASE+0x0) /* UIC1 status */
1361#define uic1er (UIC1_DCR_BASE+0x2) /* UIC1 enable */
1362#define uic1cr (UIC1_DCR_BASE+0x3) /* UIC1 critical */
1363#define uic1pr (UIC1_DCR_BASE+0x4) /* UIC1 polarity */
1364#define uic1tr (UIC1_DCR_BASE+0x5) /* UIC1 triggering */
1365#define uic1msr (UIC1_DCR_BASE+0x6) /* UIC1 masked status */
1366#define uic1vr (UIC1_DCR_BASE+0x7) /* UIC1 vector */
1367#define uic1vcr (UIC1_DCR_BASE+0x8) /* UIC1 vector configuration */
1368
Stefan Roese887e2ec2006-09-07 11:51:23 +02001369#if defined(CONFIG_440SPE) || defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001370#define UIC2_DCR_BASE 0xe0
Stefan Roese4e26f102006-11-29 12:03:57 +01001371#define uic2sr (UIC2_DCR_BASE+0x0) /* UIC2 status-Read Clear */
1372#define uic2srs (UIC2_DCR_BASE+0x1) /* UIC2 status-Read Set */
1373#define uic2er (UIC2_DCR_BASE+0x2) /* UIC2 enable */
1374#define uic2cr (UIC2_DCR_BASE+0x3) /* UIC2 critical */
1375#define uic2pr (UIC2_DCR_BASE+0x4) /* UIC2 polarity */
1376#define uic2tr (UIC2_DCR_BASE+0x5) /* UIC2 triggering */
1377#define uic2msr (UIC2_DCR_BASE+0x6) /* UIC2 masked status */
1378#define uic2vr (UIC2_DCR_BASE+0x7) /* UIC2 vector */
1379#define uic2vcr (UIC2_DCR_BASE+0x8) /* UIC2 vector configuration */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001380
1381#define UIC3_DCR_BASE 0xf0
Stefan Roese4e26f102006-11-29 12:03:57 +01001382#define uic3sr (UIC3_DCR_BASE+0x0) /* UIC3 status-Read Clear */
1383#define uic3srs (UIC3_DCR_BASE+0x1) /* UIC3 status-Read Set */
1384#define uic3er (UIC3_DCR_BASE+0x2) /* UIC3 enable */
1385#define uic3cr (UIC3_DCR_BASE+0x3) /* UIC3 critical */
1386#define uic3pr (UIC3_DCR_BASE+0x4) /* UIC3 polarity */
1387#define uic3tr (UIC3_DCR_BASE+0x5) /* UIC3 triggering */
1388#define uic3msr (UIC3_DCR_BASE+0x6) /* UIC3 masked status */
1389#define uic3vr (UIC3_DCR_BASE+0x7) /* UIC3 vector */
1390#define uic3vcr (UIC3_DCR_BASE+0x8) /* UIC3 vector configuration */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001391#endif /* CONFIG_440SPE */
1392
Stefan Roese846b0dd2005-08-08 12:42:22 +02001393#if defined(CONFIG_440GX)
wdenkba56f622004-02-06 23:19:44 +00001394#define UIC2_DCR_BASE 0x210
1395#define uic2sr (UIC2_DCR_BASE+0x0) /* UIC2 status */
1396#define uic2er (UIC2_DCR_BASE+0x2) /* UIC2 enable */
1397#define uic2cr (UIC2_DCR_BASE+0x3) /* UIC2 critical */
1398#define uic2pr (UIC2_DCR_BASE+0x4) /* UIC2 polarity */
1399#define uic2tr (UIC2_DCR_BASE+0x5) /* UIC2 triggering */
1400#define uic2msr (UIC2_DCR_BASE+0x6) /* UIC2 masked status */
1401#define uic2vr (UIC2_DCR_BASE+0x7) /* UIC2 vector */
1402#define uic2vcr (UIC2_DCR_BASE+0x8) /* UIC2 vector configuration */
1403
1404
1405#define UIC_DCR_BASE 0x200
1406#define uicb0sr (UIC_DCR_BASE+0x0) /* UIC Base Status Register */
1407#define uicb0er (UIC_DCR_BASE+0x2) /* UIC Base enable */
1408#define uicb0cr (UIC_DCR_BASE+0x3) /* UIC Base critical */
1409#define uicb0pr (UIC_DCR_BASE+0x4) /* UIC Base polarity */
1410#define uicb0tr (UIC_DCR_BASE+0x5) /* UIC Base triggering */
1411#define uicb0msr (UIC_DCR_BASE+0x6) /* UIC Base masked status */
1412#define uicb0vr (UIC_DCR_BASE+0x7) /* UIC Base vector */
1413#define uicb0vcr (UIC_DCR_BASE+0x8) /* UIC Base vector configuration */
Stefan Roese846b0dd2005-08-08 12:42:22 +02001414#endif /* CONFIG_440GX */
wdenkc00b5f82002-11-03 11:12:02 +00001415
1416/* The following is for compatibility with 405 code */
1417#define uicsr uic0sr
1418#define uicer uic0er
1419#define uiccr uic0cr
1420#define uicpr uic0pr
1421#define uictr uic0tr
1422#define uicmsr uic0msr
1423#define uicvr uic0vr
1424#define uicvcr uic0vcr
1425
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001426#if defined(CONFIG_440SPE)
1427/*----------------------------------------------------------------------------+
1428| Clock / Power-on-reset DCR's.
1429+----------------------------------------------------------------------------*/
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001430#define CPR0_CLKUPD 0x20
1431#define CPR0_CLKUPD_BSY_MASK 0x80000000
1432#define CPR0_CLKUPD_BSY_COMPLETED 0x00000000
1433#define CPR0_CLKUPD_BSY_BUSY 0x80000000
1434#define CPR0_CLKUPD_CUI_MASK 0x80000000
1435#define CPR0_CLKUPD_CUI_DISABLE 0x00000000
1436#define CPR0_CLKUPD_CUI_ENABLE 0x80000000
1437#define CPR0_CLKUPD_CUD_MASK 0x40000000
1438#define CPR0_CLKUPD_CUD_DISABLE 0x00000000
1439#define CPR0_CLKUPD_CUD_ENABLE 0x40000000
1440
1441#define CPR0_PLLC 0x40
1442#define CPR0_PLLC_RST_MASK 0x80000000
1443#define CPR0_PLLC_RST_PLLLOCKED 0x00000000
1444#define CPR0_PLLC_RST_PLLRESET 0x80000000
1445#define CPR0_PLLC_ENG_MASK 0x40000000
1446#define CPR0_PLLC_ENG_DISABLE 0x00000000
1447#define CPR0_PLLC_ENG_ENABLE 0x40000000
1448#define CPR0_PLLC_ENG_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
1449#define CPR0_PLLC_ENG_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
1450#define CPR0_PLLC_SRC_MASK 0x20000000
1451#define CPR0_PLLC_SRC_PLLOUTA 0x00000000
1452#define CPR0_PLLC_SRC_PLLOUTB 0x20000000
1453#define CPR0_PLLC_SRC_ENCODE(n) ((((unsigned long)(n))&0x01)<<29)
1454#define CPR0_PLLC_SRC_DECODE(n) ((((unsigned long)(n))>>29)&0x01)
1455#define CPR0_PLLC_SEL_MASK 0x07000000
1456#define CPR0_PLLC_SEL_PLLOUT 0x00000000
1457#define CPR0_PLLC_SEL_CPU 0x01000000
1458#define CPR0_PLLC_SEL_EBC 0x05000000
1459#define CPR0_PLLC_SEL_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
1460#define CPR0_PLLC_SEL_DECODE(n) ((((unsigned long)(n))>>24)&0x07)
1461#define CPR0_PLLC_TUNE_MASK 0x000003FF
1462#define CPR0_PLLC_TUNE_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<0)
1463#define CPR0_PLLC_TUNE_DECODE(n) ((((unsigned long)(n))>>0)&0x3FF)
1464
1465#define CPR0_PLLD 0x60
1466#define CPR0_PLLD_FBDV_MASK 0x1F000000
1467#define CPR0_PLLD_FBDV_ENCODE(n) ((((unsigned long)(n))&0x1F)<<24)
1468#define CPR0_PLLD_FBDV_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x1F)+1)
1469#define CPR0_PLLD_FWDVA_MASK 0x000F0000
1470#define CPR0_PLLD_FWDVA_ENCODE(n) ((((unsigned long)(n))&0x0F)<<16)
1471#define CPR0_PLLD_FWDVA_DECODE(n) ((((((unsigned long)(n))>>16)-1)&0x0F)+1)
1472#define CPR0_PLLD_FWDVB_MASK 0x00000700
1473#define CPR0_PLLD_FWDVB_ENCODE(n) ((((unsigned long)(n))&0x07)<<8)
1474#define CPR0_PLLD_FWDVB_DECODE(n) ((((((unsigned long)(n))>>8)-1)&0x07)+1)
1475#define CPR0_PLLD_LFBDV_MASK 0x0000003F
1476#define CPR0_PLLD_LFBDV_ENCODE(n) ((((unsigned long)(n))&0x3F)<<0)
1477#define CPR0_PLLD_LFBDV_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0x3F)+1)
1478
1479#define CPR0_PRIMAD 0x80
1480#define CPR0_PRIMAD_PRADV0_MASK 0x07000000
1481#define CPR0_PRIMAD_PRADV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
1482#define CPR0_PRIMAD_PRADV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x07)+1)
1483
1484#define CPR0_PRIMBD 0xA0
1485#define CPR0_PRIMBD_PRBDV0_MASK 0x07000000
1486#define CPR0_PRIMBD_PRBDV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
1487#define CPR0_PRIMBD_PRBDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x07)+1)
1488
1489#define CPR0_OPBD 0xC0
1490#define CPR0_OPBD_OPBDV0_MASK 0x03000000
1491#define CPR0_OPBD_OPBDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
1492#define CPR0_OPBD_OPBDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
1493
1494#define CPR0_PERD 0xE0
1495#define CPR0_PERD_PERDV0_MASK 0x03000000
1496#define CPR0_PERD_PERDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
1497#define CPR0_PERD_PERDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
1498
1499#define CPR0_MALD 0x100
1500#define CPR0_MALD_MALDV0_MASK 0x03000000
1501#define CPR0_MALD_MALDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
1502#define CPR0_MALD_MALDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
1503
1504#define CPR0_ICFG 0x140
1505#define CPR0_ICFG_RLI_MASK 0x80000000
1506#define CPR0_ICFG_RLI_RESETCPR 0x00000000
1507#define CPR0_ICFG_RLI_PRESERVECPR 0x80000000
1508#define CPR0_ICFG_ICS_MASK 0x00000007
1509#define CPR0_ICFG_ICS_ENCODE(n) ((((unsigned long)(n))&0x3F)<<0)
1510#define CPR0_ICFG_ICS_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0x3F)+1)
1511
1512/************************/
1513/* IIC defines */
1514/************************/
1515#define IIC0_MMIO_BASE 0xA0000400
1516#define IIC1_MMIO_BASE 0xA0000500
1517
1518#endif /* CONFIG_440SP */
1519
wdenkc00b5f82002-11-03 11:12:02 +00001520/*-----------------------------------------------------------------------------
1521 | DMA
1522 +----------------------------------------------------------------------------*/
1523#define DMA_DCR_BASE 0x100
wdenkba56f622004-02-06 23:19:44 +00001524#define dmacr0 (DMA_DCR_BASE+0x00) /* DMA channel control register 0 */
1525#define dmact0 (DMA_DCR_BASE+0x01) /* DMA count register 0 */
1526#define dmasah0 (DMA_DCR_BASE+0x02) /* DMA source address high 0 */
1527#define dmasal0 (DMA_DCR_BASE+0x03) /* DMA source address low 0 */
1528#define dmadah0 (DMA_DCR_BASE+0x04) /* DMA destination address high 0 */
1529#define dmadal0 (DMA_DCR_BASE+0x05) /* DMA destination address low 0 */
wdenkc00b5f82002-11-03 11:12:02 +00001530#define dmasgh0 (DMA_DCR_BASE+0x06) /* DMA scatter/gather desc addr high 0 */
1531#define dmasgl0 (DMA_DCR_BASE+0x07) /* DMA scatter/gather desc addr low 0 */
wdenkba56f622004-02-06 23:19:44 +00001532#define dmacr1 (DMA_DCR_BASE+0x08) /* DMA channel control register 1 */
1533#define dmact1 (DMA_DCR_BASE+0x09) /* DMA count register 1 */
1534#define dmasah1 (DMA_DCR_BASE+0x0a) /* DMA source address high 1 */
1535#define dmasal1 (DMA_DCR_BASE+0x0b) /* DMA source address low 1 */
1536#define dmadah1 (DMA_DCR_BASE+0x0c) /* DMA destination address high 1 */
1537#define dmadal1 (DMA_DCR_BASE+0x0d) /* DMA destination address low 1 */
wdenkc00b5f82002-11-03 11:12:02 +00001538#define dmasgh1 (DMA_DCR_BASE+0x0e) /* DMA scatter/gather desc addr high 1 */
1539#define dmasgl1 (DMA_DCR_BASE+0x0f) /* DMA scatter/gather desc addr low 1 */
wdenkba56f622004-02-06 23:19:44 +00001540#define dmacr2 (DMA_DCR_BASE+0x10) /* DMA channel control register 2 */
1541#define dmact2 (DMA_DCR_BASE+0x11) /* DMA count register 2 */
1542#define dmasah2 (DMA_DCR_BASE+0x12) /* DMA source address high 2 */
1543#define dmasal2 (DMA_DCR_BASE+0x13) /* DMA source address low 2 */
1544#define dmadah2 (DMA_DCR_BASE+0x14) /* DMA destination address high 2 */
1545#define dmadal2 (DMA_DCR_BASE+0x15) /* DMA destination address low 2 */
wdenkc00b5f82002-11-03 11:12:02 +00001546#define dmasgh2 (DMA_DCR_BASE+0x16) /* DMA scatter/gather desc addr high 2 */
1547#define dmasgl2 (DMA_DCR_BASE+0x17) /* DMA scatter/gather desc addr low 2 */
wdenkba56f622004-02-06 23:19:44 +00001548#define dmacr3 (DMA_DCR_BASE+0x18) /* DMA channel control register 2 */
1549#define dmact3 (DMA_DCR_BASE+0x19) /* DMA count register 2 */
1550#define dmasah3 (DMA_DCR_BASE+0x1a) /* DMA source address high 2 */
1551#define dmasal3 (DMA_DCR_BASE+0x1b) /* DMA source address low 2 */
1552#define dmadah3 (DMA_DCR_BASE+0x1c) /* DMA destination address high 2 */
1553#define dmadal3 (DMA_DCR_BASE+0x1d) /* DMA destination address low 2 */
wdenkc00b5f82002-11-03 11:12:02 +00001554#define dmasgh3 (DMA_DCR_BASE+0x1e) /* DMA scatter/gather desc addr high 2 */
1555#define dmasgl3 (DMA_DCR_BASE+0x1f) /* DMA scatter/gather desc addr low 2 */
wdenkba56f622004-02-06 23:19:44 +00001556#define dmasr (DMA_DCR_BASE+0x20) /* DMA status register */
1557#define dmasgc (DMA_DCR_BASE+0x23) /* DMA scatter/gather command register */
1558#define dmaslp (DMA_DCR_BASE+0x25) /* DMA sleep mode register */
1559#define dmapol (DMA_DCR_BASE+0x26) /* DMA polarity configuration register */
wdenkc00b5f82002-11-03 11:12:02 +00001560
1561/*-----------------------------------------------------------------------------
1562 | Memory Access Layer
1563 +----------------------------------------------------------------------------*/
1564#define MAL_DCR_BASE 0x180
wdenkba56f622004-02-06 23:19:44 +00001565#define malmcr (MAL_DCR_BASE+0x00) /* MAL Config reg */
1566#define malesr (MAL_DCR_BASE+0x01) /* Error Status reg (Read/Clear) */
1567#define malier (MAL_DCR_BASE+0x02) /* Interrupt enable reg */
1568#define maldbr (MAL_DCR_BASE+0x03) /* Mal Debug reg (Read only) */
1569#define maltxcasr (MAL_DCR_BASE+0x04) /* TX Channel active reg (set) */
wdenkc00b5f82002-11-03 11:12:02 +00001570#define maltxcarr (MAL_DCR_BASE+0x05) /* TX Channel active reg (Reset) */
1571#define maltxeobisr (MAL_DCR_BASE+0x06) /* TX End of buffer int status reg */
wdenkba56f622004-02-06 23:19:44 +00001572#define maltxdeir (MAL_DCR_BASE+0x07) /* TX Descr. Error Int reg */
1573#define maltxtattrr (MAL_DCR_BASE+0x08) /* TX PLB attribute reg */
1574#define maltxbattr (MAL_DCR_BASE+0x09) /* TX descriptor base addr reg */
1575#define malrxcasr (MAL_DCR_BASE+0x10) /* RX Channel active reg (set) */
wdenkc00b5f82002-11-03 11:12:02 +00001576#define malrxcarr (MAL_DCR_BASE+0x11) /* RX Channel active reg (Reset) */
1577#define malrxeobisr (MAL_DCR_BASE+0x12) /* RX End of buffer int status reg */
wdenkba56f622004-02-06 23:19:44 +00001578#define malrxdeir (MAL_DCR_BASE+0x13) /* RX Descr. Error Int reg */
1579#define malrxtattrr (MAL_DCR_BASE+0x14) /* RX PLB attribute reg */
1580#define malrxbattr (MAL_DCR_BASE+0x15) /* RX descriptor base addr reg */
wdenkc00b5f82002-11-03 11:12:02 +00001581#define maltxctp0r (MAL_DCR_BASE+0x20) /* TX 0 Channel table pointer reg */
1582#define maltxctp1r (MAL_DCR_BASE+0x21) /* TX 1 Channel table pointer reg */
wdenkba56f622004-02-06 23:19:44 +00001583#define maltxctp2r (MAL_DCR_BASE+0x22) /* TX 2 Channel table pointer reg */
1584#define maltxctp3r (MAL_DCR_BASE+0x23) /* TX 3 Channel table pointer reg */
wdenkc00b5f82002-11-03 11:12:02 +00001585#define malrxctp0r (MAL_DCR_BASE+0x40) /* RX 0 Channel table pointer reg */
1586#define malrxctp1r (MAL_DCR_BASE+0x41) /* RX 1 Channel table pointer reg */
Stefan Roese846b0dd2005-08-08 12:42:22 +02001587#if defined(CONFIG_440GX)
Wolfgang Denkac611702006-09-20 23:47:49 +02001588#define malrxctp2r (MAL_DCR_BASE+0x42) /* RX 2 Channel table pointer reg */
1589#define malrxctp3r (MAL_DCR_BASE+0x43) /* RX 3 Channel table pointer reg */
Stefan Roese846b0dd2005-08-08 12:42:22 +02001590#endif /* CONFIG_440GX */
wdenkba56f622004-02-06 23:19:44 +00001591#define malrcbs0 (MAL_DCR_BASE+0x60) /* RX 0 Channel buffer size reg */
1592#define malrcbs1 (MAL_DCR_BASE+0x61) /* RX 1 Channel buffer size reg */
Stefan Roese846b0dd2005-08-08 12:42:22 +02001593#if defined(CONFIG_440GX)
wdenkba56f622004-02-06 23:19:44 +00001594#define malrcbs2 (MAL_DCR_BASE+0x62) /* RX 2 Channel buffer size reg */
1595#define malrcbs3 (MAL_DCR_BASE+0x63) /* RX 3 Channel buffer size reg */
Stefan Roese846b0dd2005-08-08 12:42:22 +02001596#endif /* CONFIG_440GX */
wdenkba56f622004-02-06 23:19:44 +00001597
wdenkc00b5f82002-11-03 11:12:02 +00001598
1599/*---------------------------------------------------------------------------+
1600| Universal interrupt controller 0 interrupts (UIC0)
1601+---------------------------------------------------------------------------*/
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001602#if defined(CONFIG_440SP)
1603#define UIC_U0 0x80000000 /* UART 0 */
1604#define UIC_U1 0x40000000 /* UART 1 */
1605#define UIC_IIC0 0x20000000 /* IIC */
1606#define UIC_IIC1 0x10000000 /* IIC */
1607#define UIC_PIM 0x08000000 /* PCI0 inbound message */
1608#define UIC_PCRW 0x04000000 /* PCI0 command write register */
1609#define UIC_PPM 0x02000000 /* PCI0 power management */
1610#define UIC_PVPD 0x01000000 /* PCI0 VPD Access */
1611#define UIC_MSI0 0x00800000 /* PCI0 MSI level 0 */
1612#define UIC_P1IM 0x00400000 /* PCI1 Inbound Message */
1613#define UIC_P1CRW 0x00200000 /* PCI1 command write register */
1614#define UIC_P1PM 0x00100000 /* PCI1 power management */
1615#define UIC_P1VPD 0x00080000 /* PCI1 VPD Access */
1616#define UIC_P1MSI0 0x00040000 /* PCI1 MSI level 0 */
1617#define UIC_P2IM 0x00020000 /* PCI2 inbound message */
1618#define UIC_P2CRW 0x00010000 /* PCI2 command register write */
1619#define UIC_P2PM 0x00008000 /* PCI2 power management */
1620#define UIC_P2VPD 0x00004000 /* PCI2 VPD access */
1621#define UIC_P2MSI0 0x00002000 /* PCI2 MSI level 0 */
1622#define UIC_D0CPF 0x00001000 /* DMA0 command pointer */
1623#define UIC_D0CSF 0x00000800 /* DMA0 command status */
1624#define UIC_D1CPF 0x00000400 /* DMA1 command pointer */
1625#define UIC_D1CSF 0x00000200 /* DMA1 command status */
1626#define UIC_I2OID 0x00000100 /* I2O inbound doorbell */
1627#define UIC_I2OPLF 0x00000080 /* I2O inbound post list */
1628#define UIC_I2O0LL 0x00000040 /* I2O0 low latency PLB write */
1629#define UIC_I2O1LL 0x00000020 /* I2O1 low latency PLB write */
1630#define UIC_I2O0HB 0x00000010 /* I2O0 high bandwidth PLB write */
1631#define UIC_I2O1HB 0x00000008 /* I2O1 high bandwidth PLB write */
1632#define UIC_GPTCT 0x00000004 /* GPT count timer */
1633#define UIC_UIC1NC 0x00000002 /* UIC1 non-critical interrupt */
1634#define UIC_UIC1C 0x00000001 /* UIC1 critical interrupt */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001635#elif defined(CONFIG_440GX) || defined(CONFIG_440EP)
wdenkba56f622004-02-06 23:19:44 +00001636#define UIC_U0 0x80000000 /* UART 0 */
1637#define UIC_U1 0x40000000 /* UART 1 */
1638#define UIC_IIC0 0x20000000 /* IIC */
1639#define UIC_IIC1 0x10000000 /* IIC */
1640#define UIC_PIM 0x08000000 /* PCI inbound message */
1641#define UIC_PCRW 0x04000000 /* PCI command register write */
1642#define UIC_PPM 0x02000000 /* PCI power management */
1643#define UIC_MSI0 0x01000000 /* PCI MSI level 0 */
1644#define UIC_MSI1 0x00800000 /* PCI MSI level 1 */
1645#define UIC_MSI2 0x00400000 /* PCI MSI level 2 */
1646#define UIC_MTE 0x00200000 /* MAL TXEOB */
1647#define UIC_MRE 0x00100000 /* MAL RXEOB */
1648#define UIC_D0 0x00080000 /* DMA channel 0 */
1649#define UIC_D1 0x00040000 /* DMA channel 1 */
1650#define UIC_D2 0x00020000 /* DMA channel 2 */
1651#define UIC_D3 0x00010000 /* DMA channel 3 */
1652#define UIC_RSVD0 0x00008000 /* Reserved */
1653#define UIC_RSVD1 0x00004000 /* Reserved */
1654#define UIC_CT0 0x00002000 /* GPT compare timer 0 */
1655#define UIC_CT1 0x00001000 /* GPT compare timer 1 */
1656#define UIC_CT2 0x00000800 /* GPT compare timer 2 */
1657#define UIC_CT3 0x00000400 /* GPT compare timer 3 */
1658#define UIC_CT4 0x00000200 /* GPT compare timer 4 */
1659#define UIC_EIR0 0x00000100 /* External interrupt 0 */
1660#define UIC_EIR1 0x00000080 /* External interrupt 1 */
1661#define UIC_EIR2 0x00000040 /* External interrupt 2 */
1662#define UIC_EIR3 0x00000020 /* External interrupt 3 */
1663#define UIC_EIR4 0x00000010 /* External interrupt 4 */
1664#define UIC_EIR5 0x00000008 /* External interrupt 5 */
1665#define UIC_EIR6 0x00000004 /* External interrupt 6 */
1666#define UIC_UIC1NC 0x00000002 /* UIC1 non-critical interrupt */
1667#define UIC_UIC1C 0x00000001 /* UIC1 critical interrupt */
Stefan Roese887e2ec2006-09-07 11:51:23 +02001668
1669#elif defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
1670
1671#define UIC_U0 0x80000000 /* UART 0 */
1672#define UIC_U1 0x40000000 /* UART 1 */
1673#define UIC_IIC0 0x20000000 /* IIC */
1674#define UIC_KRD 0x10000000 /* Kasumi Ready for data */
1675#define UIC_KDA 0x08000000 /* Kasumi Data Available */
1676#define UIC_PCRW 0x04000000 /* PCI command register write */
1677#define UIC_PPM 0x02000000 /* PCI power management */
1678#define UIC_IIC1 0x01000000 /* IIC */
1679#define UIC_SPI 0x00800000 /* SPI */
1680#define UIC_EPCISER 0x00400000 /* External PCI SERR */
1681#define UIC_MTE 0x00200000 /* MAL TXEOB */
1682#define UIC_MRE 0x00100000 /* MAL RXEOB */
1683#define UIC_D0 0x00080000 /* DMA channel 0 */
1684#define UIC_D1 0x00040000 /* DMA channel 1 */
1685#define UIC_D2 0x00020000 /* DMA channel 2 */
1686#define UIC_D3 0x00010000 /* DMA channel 3 */
1687#define UIC_UD0 0x00008000 /* UDMA irq 0 */
1688#define UIC_UD1 0x00004000 /* UDMA irq 1 */
1689#define UIC_UD2 0x00002000 /* UDMA irq 2 */
1690#define UIC_UD3 0x00001000 /* UDMA irq 3 */
1691#define UIC_HSB2D 0x00000800 /* USB2.0 Device */
1692#define UIC_OHCI1 0x00000400 /* USB2.0 Host OHCI irq 1 */
1693#define UIC_OHCI2 0x00000200 /* USB2.0 Host OHCI irq 2 */
1694#define UIC_EIP94 0x00000100 /* Security EIP94 */
1695#define UIC_ETH0 0x00000080 /* Emac 0 */
1696#define UIC_ETH1 0x00000040 /* Emac 1 */
1697#define UIC_EHCI 0x00000020 /* USB2.0 Host EHCI */
1698#define UIC_EIR4 0x00000010 /* External interrupt 4 */
1699#define UIC_UIC2NC 0x00000008 /* UIC2 non-critical interrupt */
1700#define UIC_UIC2C 0x00000004 /* UIC2 critical interrupt */
1701#define UIC_UIC1NC 0x00000002 /* UIC1 non-critical interrupt */
1702#define UIC_UIC1C 0x00000001 /* UIC1 critical interrupt */
1703
1704/* For compatibility with 405 code */
1705#define UIC_MAL_TXEOB UIC_MTE
1706#define UIC_MAL_RXEOB UIC_MRE
1707
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001708#elif !defined(CONFIG_440SPE)
1709#define UIC_U0 0x80000000 /* UART 0 */
1710#define UIC_U1 0x40000000 /* UART 1 */
1711#define UIC_IIC0 0x20000000 /* IIC */
1712#define UIC_IIC1 0x10000000 /* IIC */
1713#define UIC_PIM 0x08000000 /* PCI inbound message */
1714#define UIC_PCRW 0x04000000 /* PCI command register write */
1715#define UIC_PPM 0x02000000 /* PCI power management */
1716#define UIC_MSI0 0x01000000 /* PCI MSI level 0 */
1717#define UIC_MSI1 0x00800000 /* PCI MSI level 1 */
1718#define UIC_MSI2 0x00400000 /* PCI MSI level 2 */
1719#define UIC_MTE 0x00200000 /* MAL TXEOB */
1720#define UIC_MRE 0x00100000 /* MAL RXEOB */
1721#define UIC_D0 0x00080000 /* DMA channel 0 */
1722#define UIC_D1 0x00040000 /* DMA channel 1 */
1723#define UIC_D2 0x00020000 /* DMA channel 2 */
1724#define UIC_D3 0x00010000 /* DMA channel 3 */
1725#define UIC_RSVD0 0x00008000 /* Reserved */
1726#define UIC_RSVD1 0x00004000 /* Reserved */
1727#define UIC_CT0 0x00002000 /* GPT compare timer 0 */
1728#define UIC_CT1 0x00001000 /* GPT compare timer 1 */
1729#define UIC_CT2 0x00000800 /* GPT compare timer 2 */
1730#define UIC_CT3 0x00000400 /* GPT compare timer 3 */
1731#define UIC_CT4 0x00000200 /* GPT compare timer 4 */
1732#define UIC_EIR0 0x00000100 /* External interrupt 0 */
1733#define UIC_EIR1 0x00000080 /* External interrupt 1 */
1734#define UIC_EIR2 0x00000040 /* External interrupt 2 */
1735#define UIC_EIR3 0x00000020 /* External interrupt 3 */
1736#define UIC_EIR4 0x00000010 /* External interrupt 4 */
1737#define UIC_EIR5 0x00000008 /* External interrupt 5 */
1738#define UIC_EIR6 0x00000004 /* External interrupt 6 */
1739#define UIC_UIC1NC 0x00000002 /* UIC1 non-critical interrupt */
1740#define UIC_UIC1C 0x00000001 /* UIC1 critical interrupt */
1741#endif /* CONFIG_440GX */
wdenkc00b5f82002-11-03 11:12:02 +00001742
1743/* For compatibility with 405 code */
wdenkba56f622004-02-06 23:19:44 +00001744#define UIC_MAL_TXEOB UIC_MTE
1745#define UIC_MAL_RXEOB UIC_MRE
wdenkc00b5f82002-11-03 11:12:02 +00001746
1747/*---------------------------------------------------------------------------+
1748| Universal interrupt controller 1 interrupts (UIC1)
1749+---------------------------------------------------------------------------*/
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001750#if defined(CONFIG_440SP)
1751#define UIC_EIR0 0x80000000 /* External interrupt 0 */
1752#define UIC_MS 0x40000000 /* MAL SERR */
1753#define UIC_MTDE 0x20000000 /* MAL TXDE */
1754#define UIC_MRDE 0x10000000 /* MAL RXDE */
1755#define UIC_DECE 0x08000000 /* DDR SDRAM correctible error */
1756#define UIC_EBCO 0x04000000 /* EBCO interrupt status */
1757#define UIC_MTE 0x02000000 /* MAL TXEOB */
1758#define UIC_MRE 0x01000000 /* MAL RXEOB */
1759#define UIC_P0MSI1 0x00800000 /* PCI0 MSI level 1 */
1760#define UIC_P1MSI1 0x00400000 /* PCI1 MSI level 1 */
1761#define UIC_P2MSI1 0x00200000 /* PCI2 MSI level 1 */
1762#define UIC_L2C 0x00100000 /* L2 cache */
1763#define UIC_CT0 0x00080000 /* GPT compare timer 0 */
1764#define UIC_CT1 0x00040000 /* GPT compare timer 1 */
1765#define UIC_CT2 0x00020000 /* GPT compare timer 2 */
1766#define UIC_CT3 0x00010000 /* GPT compare timer 3 */
1767#define UIC_CT4 0x00008000 /* GPT compare timer 4 */
1768#define UIC_EIR1 0x00004000 /* External interrupt 1 */
1769#define UIC_EIR2 0x00002000 /* External interrupt 2 */
1770#define UIC_EIR3 0x00001000 /* External interrupt 3 */
1771#define UIC_EIR4 0x00000800 /* External interrupt 4 */
1772#define UIC_EIR5 0x00000400 /* External interrupt 5 */
1773#define UIC_DMAE 0x00000200 /* DMA error */
1774#define UIC_I2OE 0x00000100 /* I2O error */
1775#define UIC_SRE 0x00000080 /* Serial ROM error */
1776#define UIC_P0AE 0x00000040 /* PCI0 asynchronous error */
1777#define UIC_P1AE 0x00000020 /* PCI1 asynchronous error */
1778#define UIC_P2AE 0x00000010 /* PCI2 asynchronous error */
1779#define UIC_ETH0 0x00000008 /* Ethernet 0 */
1780#define UIC_EWU0 0x00000004 /* Ethernet 0 wakeup */
1781#define UIC_ETH1 0x00000002 /* Reserved */
1782#define UIC_XOR 0x00000001 /* XOR */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001783#elif defined(CONFIG_440GX) || defined(CONFIG_440EP)
1784#define UIC_MS 0x80000000 /* MAL SERR */
1785#define UIC_MTDE 0x40000000 /* MAL TXDE */
1786#define UIC_MRDE 0x20000000 /* MAL RXDE */
1787#define UIC_DEUE 0x10000000 /* DDR SDRAM ECC uncorrectible error*/
1788#define UIC_DECE 0x08000000 /* DDR SDRAM correctible error */
1789#define UIC_EBCO 0x04000000 /* EBCO interrupt status */
1790#define UIC_EBMI 0x02000000 /* EBMI interrupt status */
1791#define UIC_OPB 0x01000000 /* OPB to PLB bridge interrupt stat */
1792#define UIC_MSI3 0x00800000 /* PCI MSI level 3 */
1793#define UIC_MSI4 0x00400000 /* PCI MSI level 4 */
1794#define UIC_MSI5 0x00200000 /* PCI MSI level 5 */
1795#define UIC_MSI6 0x00100000 /* PCI MSI level 6 */
1796#define UIC_MSI7 0x00080000 /* PCI MSI level 7 */
1797#define UIC_MSI8 0x00040000 /* PCI MSI level 8 */
1798#define UIC_MSI9 0x00020000 /* PCI MSI level 9 */
1799#define UIC_MSI10 0x00010000 /* PCI MSI level 10 */
1800#define UIC_MSI11 0x00008000 /* PCI MSI level 11 */
1801#define UIC_PPMI 0x00004000 /* PPM interrupt status */
1802#define UIC_EIR7 0x00002000 /* External interrupt 7 */
1803#define UIC_EIR8 0x00001000 /* External interrupt 8 */
1804#define UIC_EIR9 0x00000800 /* External interrupt 9 */
1805#define UIC_EIR10 0x00000400 /* External interrupt 10 */
1806#define UIC_EIR11 0x00000200 /* External interrupt 11 */
1807#define UIC_EIR12 0x00000100 /* External interrupt 12 */
1808#define UIC_SRE 0x00000080 /* Serial ROM error */
1809#define UIC_RSVD2 0x00000040 /* Reserved */
1810#define UIC_RSVD3 0x00000020 /* Reserved */
1811#define UIC_PAE 0x00000010 /* PCI asynchronous error */
1812#define UIC_ETH0 0x00000008 /* Ethernet 0 */
1813#define UIC_EWU0 0x00000004 /* Ethernet 0 wakeup */
1814#define UIC_ETH1 0x00000002 /* Ethernet 1 */
1815#define UIC_EWU1 0x00000001 /* Ethernet 1 wakeup */
Stefan Roese887e2ec2006-09-07 11:51:23 +02001816
1817#elif defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
1818
1819#define UIC_MS 0x80000000 /* MAL SERR */
1820#define UIC_MTDE 0x40000000 /* MAL TXDE */
1821#define UIC_MRDE 0x20000000 /* MAL RXDE */
1822#define UIC_U2 0x10000000 /* UART 2 */
1823#define UIC_U3 0x08000000 /* UART 3 */
1824#define UIC_EBCO 0x04000000 /* EBCO interrupt status */
1825#define UIC_NDFC 0x02000000 /* NDFC */
1826#define UIC_KSLE 0x01000000 /* KASUMI slave error */
1827#define UIC_CT5 0x00800000 /* GPT compare timer 5 */
1828#define UIC_CT6 0x00400000 /* GPT compare timer 6 */
1829#define UIC_PLB34I0 0x00200000 /* PLB3X4X MIRQ0 */
1830#define UIC_PLB34I1 0x00100000 /* PLB3X4X MIRQ1 */
1831#define UIC_PLB34I2 0x00080000 /* PLB3X4X MIRQ2 */
1832#define UIC_PLB34I3 0x00040000 /* PLB3X4X MIRQ3 */
1833#define UIC_PLB34I4 0x00020000 /* PLB3X4X MIRQ4 */
1834#define UIC_PLB34I5 0x00010000 /* PLB3X4X MIRQ5 */
1835#define UIC_CT0 0x00008000 /* GPT compare timer 0 */
1836#define UIC_CT1 0x00004000 /* GPT compare timer 1 */
1837#define UIC_EIR7 0x00002000 /* External interrupt 7 */
1838#define UIC_EIR8 0x00001000 /* External interrupt 8 */
1839#define UIC_EIR9 0x00000800 /* External interrupt 9 */
1840#define UIC_CT2 0x00000400 /* GPT compare timer 2 */
1841#define UIC_CT3 0x00000200 /* GPT compare timer 3 */
1842#define UIC_CT4 0x00000100 /* GPT compare timer 4 */
1843#define UIC_SRE 0x00000080 /* Serial ROM error */
1844#define UIC_GPTDC 0x00000040 /* GPT decrementer pulse */
1845#define UIC_RSVD0 0x00000020 /* Reserved */
1846#define UIC_EPCIPER 0x00000010 /* External PCI PERR */
1847#define UIC_EIR0 0x00000008 /* External interrupt 0 */
1848#define UIC_EWU0 0x00000004 /* Ethernet 0 wakeup */
1849#define UIC_EIR1 0x00000002 /* External interrupt 1 */
1850#define UIC_EWU1 0x00000001 /* Ethernet 1 wakeup */
1851
1852/* For compatibility with 405 code */
1853#define UIC_MAL_SERR UIC_MS
1854#define UIC_MAL_TXDE UIC_MTDE
1855#define UIC_MAL_RXDE UIC_MRDE
1856#define UIC_ENET UIC_ETH0
1857
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001858#elif !defined(CONFIG_440SPE)
wdenkba56f622004-02-06 23:19:44 +00001859#define UIC_MS 0x80000000 /* MAL SERR */
1860#define UIC_MTDE 0x40000000 /* MAL TXDE */
1861#define UIC_MRDE 0x20000000 /* MAL RXDE */
1862#define UIC_DEUE 0x10000000 /* DDR SDRAM ECC uncorrectible error*/
1863#define UIC_DECE 0x08000000 /* DDR SDRAM correctible error */
1864#define UIC_EBCO 0x04000000 /* EBCO interrupt status */
1865#define UIC_EBMI 0x02000000 /* EBMI interrupt status */
1866#define UIC_OPB 0x01000000 /* OPB to PLB bridge interrupt stat */
1867#define UIC_MSI3 0x00800000 /* PCI MSI level 3 */
1868#define UIC_MSI4 0x00400000 /* PCI MSI level 4 */
1869#define UIC_MSI5 0x00200000 /* PCI MSI level 5 */
1870#define UIC_MSI6 0x00100000 /* PCI MSI level 6 */
1871#define UIC_MSI7 0x00080000 /* PCI MSI level 7 */
1872#define UIC_MSI8 0x00040000 /* PCI MSI level 8 */
1873#define UIC_MSI9 0x00020000 /* PCI MSI level 9 */
1874#define UIC_MSI10 0x00010000 /* PCI MSI level 10 */
1875#define UIC_MSI11 0x00008000 /* PCI MSI level 11 */
1876#define UIC_PPMI 0x00004000 /* PPM interrupt status */
1877#define UIC_EIR7 0x00002000 /* External interrupt 7 */
1878#define UIC_EIR8 0x00001000 /* External interrupt 8 */
1879#define UIC_EIR9 0x00000800 /* External interrupt 9 */
1880#define UIC_EIR10 0x00000400 /* External interrupt 10 */
1881#define UIC_EIR11 0x00000200 /* External interrupt 11 */
1882#define UIC_EIR12 0x00000100 /* External interrupt 12 */
1883#define UIC_SRE 0x00000080 /* Serial ROM error */
1884#define UIC_RSVD2 0x00000040 /* Reserved */
1885#define UIC_RSVD3 0x00000020 /* Reserved */
1886#define UIC_PAE 0x00000010 /* PCI asynchronous error */
1887#define UIC_ETH0 0x00000008 /* Ethernet 0 */
1888#define UIC_EWU0 0x00000004 /* Ethernet 0 wakeup */
1889#define UIC_ETH1 0x00000002 /* Ethernet 1 */
1890#define UIC_EWU1 0x00000001 /* Ethernet 1 wakeup */
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01001891#endif /* CONFIG_440SP */
wdenkc00b5f82002-11-03 11:12:02 +00001892
1893/* For compatibility with 405 code */
wdenkba56f622004-02-06 23:19:44 +00001894#define UIC_MAL_SERR UIC_MS
1895#define UIC_MAL_TXDE UIC_MTDE
1896#define UIC_MAL_RXDE UIC_MRDE
1897#define UIC_ENET UIC_ETH0
1898
1899/*---------------------------------------------------------------------------+
1900| Universal interrupt controller 2 interrupts (UIC2)
1901+---------------------------------------------------------------------------*/
Stefan Roese846b0dd2005-08-08 12:42:22 +02001902#if defined(CONFIG_440GX)
wdenkba56f622004-02-06 23:19:44 +00001903#define UIC_ETH2 0x80000000 /* Ethernet 2 */
1904#define UIC_EWU2 0x40000000 /* Ethernet 2 wakeup */
1905#define UIC_ETH3 0x20000000 /* Ethernet 3 */
1906#define UIC_EWU3 0x10000000 /* Ethernet 3 wakeup */
1907#define UIC_TAH0 0x08000000 /* TAH 0 */
1908#define UIC_TAH1 0x04000000 /* TAH 1 */
1909#define UIC_IMUOBFQ 0x02000000 /* IMU outbound free queue */
1910#define UIC_IMUIBPQ 0x01000000 /* IMU inbound post queue */
1911#define UIC_IMUIRQDB 0x00800000 /* IMU irq doorbell */
1912#define UIC_IMUIBDB 0x00400000 /* IMU inbound doorbell */
1913#define UIC_IMUMSG0 0x00200000 /* IMU inbound message 0 */
1914#define UIC_IMUMSG1 0x00100000 /* IMU inbound message 1 */
1915#define UIC_IMUTO 0x00080000 /* IMU timeout */
1916#define UIC_MSI12 0x00040000 /* PCI MSI level 12 */
1917#define UIC_MSI13 0x00020000 /* PCI MSI level 13 */
1918#define UIC_MSI14 0x00010000 /* PCI MSI level 14 */
1919#define UIC_MSI15 0x00008000 /* PCI MSI level 15 */
1920#define UIC_EIR13 0x00004000 /* External interrupt 13 */
1921#define UIC_EIR14 0x00002000 /* External interrupt 14 */
1922#define UIC_EIR15 0x00001000 /* External interrupt 15 */
1923#define UIC_EIR16 0x00000800 /* External interrupt 16 */
1924#define UIC_EIR17 0x00000400 /* External interrupt 17 */
1925#define UIC_PCIVPD 0x00000200 /* PCI VPD */
1926#define UIC_L2C 0x00000100 /* L2 Cache */
1927#define UIC_ETH2PCS 0x00000080 /* Ethernet 2 PCS */
1928#define UIC_ETH3PCS 0x00000040 /* Ethernet 3 PCS */
1929#define UIC_RSVD26 0x00000020 /* Reserved */
1930#define UIC_RSVD27 0x00000010 /* Reserved */
1931#define UIC_RSVD28 0x00000008 /* Reserved */
1932#define UIC_RSVD29 0x00000004 /* Reserved */
1933#define UIC_RSVD30 0x00000002 /* Reserved */
1934#define UIC_RSVD31 0x00000001 /* Reserved */
Stefan Roese887e2ec2006-09-07 11:51:23 +02001935
1936#elif defined(CONFIG_440EPX) || defined(CONFIG_440GRX) /* UIC2 */
1937
1938#define UIC_EIR5 0x80000000 /* External interrupt 5 */
1939#define UIC_EIR6 0x40000000 /* External interrupt 6 */
1940#define UIC_OPB 0x20000000 /* OPB to PLB bridge interrupt stat */
1941#define UIC_EIR2 0x10000000 /* External interrupt 2 */
1942#define UIC_EIR3 0x08000000 /* External interrupt 3 */
1943#define UIC_DDR2 0x04000000 /* DDR2 sdram */
1944#define UIC_MCTX0 0x02000000 /* MAl intp coalescence TX0 */
1945#define UIC_MCTX1 0x01000000 /* MAl intp coalescence TX1 */
1946#define UIC_MCTR0 0x00800000 /* MAl intp coalescence TR0 */
1947#define UIC_MCTR1 0x00400000 /* MAl intp coalescence TR1 */
1948
Stefan Roese846b0dd2005-08-08 12:42:22 +02001949#endif /* CONFIG_440GX */
wdenkba56f622004-02-06 23:19:44 +00001950
1951/*---------------------------------------------------------------------------+
1952| Universal interrupt controller Base 0 interrupts (UICB0)
1953+---------------------------------------------------------------------------*/
Stefan Roese846b0dd2005-08-08 12:42:22 +02001954#if defined(CONFIG_440GX)
wdenkba56f622004-02-06 23:19:44 +00001955#define UICB0_UIC0CI 0x80000000 /* UIC0 Critical Interrupt */
1956#define UICB0_UIC0NCI 0x40000000 /* UIC0 Noncritical Interrupt */
1957#define UICB0_UIC1CI 0x20000000 /* UIC1 Critical Interrupt */
1958#define UICB0_UIC1NCI 0x10000000 /* UIC1 Noncritical Interrupt */
1959#define UICB0_UIC2CI 0x08000000 /* UIC2 Critical Interrupt */
1960#define UICB0_UIC2NCI 0x04000000 /* UIC2 Noncritical Interrupt */
1961
1962#define UICB0_ALL (UICB0_UIC0CI | UICB0_UIC0NCI | UICB0_UIC1CI | \
1963 UICB0_UIC1NCI | UICB0_UIC2CI | UICB0_UIC2NCI)
Stefan Roese887e2ec2006-09-07 11:51:23 +02001964
1965#elif defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
1966
1967#define UICB0_UIC1CI 0x00000000 /* UIC1 Critical Interrupt */
1968#define UICB0_UIC1NCI 0x00000000 /* UIC1 Noncritical Interrupt */
1969#define UICB0_UIC2CI 0x00000000 /* UIC2 Critical Interrupt */
1970#define UICB0_UIC2NCI 0x00000000 /* UIC2 Noncritical Interrupt */
1971
1972#define UICB0_ALL (UICB0_UIC1CI | UICB0_UIC1NCI | \
1973 UICB0_UIC1CI | UICB0_UIC2NCI)
1974
Marian Balakowiczbba68372006-06-30 18:35:04 +02001975#endif /* CONFIG_440GX */
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02001976/*---------------------------------------------------------------------------+
1977| Universal interrupt controller interrupts
1978+---------------------------------------------------------------------------*/
1979#if defined(CONFIG_440SPE)
1980/*#define UICB0_UIC0CI 0x80000000*/ /* UIC0 Critical Interrupt */
1981/*#define UICB0_UIC0NCI 0x40000000*/ /* UIC0 Noncritical Interrupt */
1982#define UICB0_UIC1CI 0x00000002 /* UIC1 Critical Interrupt */
1983#define UICB0_UIC1NCI 0x00000001 /* UIC1 Noncritical Interrupt */
1984#define UICB0_UIC2CI 0x00200000 /* UIC2 Critical Interrupt */
1985#define UICB0_UIC2NCI 0x00100000 /* UIC2 Noncritical Interrupt */
1986#define UICB0_UIC3CI 0x00008000 /* UIC3 Critical Interrupt */
1987#define UICB0_UIC3NCI 0x00004000 /* UIC3 Noncritical Interrupt */
1988
1989#define UICB0_ALL (UICB0_UIC1CI | UICB0_UIC1NCI | UICB0_UIC2CI | \
1990 UICB0_UIC2NCI | UICB0_UIC3CI | UICB0_UIC3NCI)
1991/*---------------------------------------------------------------------------+
1992| Universal interrupt controller 0 interrupts (UIC0)
1993+---------------------------------------------------------------------------*/
1994#define UIC_U0 0x80000000 /* UART 0 */
1995#define UIC_U1 0x40000000 /* UART 1 */
1996#define UIC_IIC0 0x20000000 /* IIC */
1997#define UIC_IIC1 0x10000000 /* IIC */
1998#define UIC_PIM 0x08000000 /* PCI inbound message */
1999#define UIC_PCRW 0x04000000 /* PCI command register write */
2000#define UIC_PPM 0x02000000 /* PCI power management */
2001#define UIC_PVPDA 0x01000000 /* PCIx 0 vpd access */
2002#define UIC_MSI0 0x00800000 /* PCIx MSI level 0 */
2003#define UIC_EIR15 0x00400000 /* External intp 15 */
2004#define UIC_PEMSI0 0x00080000 /* PCIe MSI level 0 */
2005#define UIC_PEMSI1 0x00040000 /* PCIe MSI level 1 */
2006#define UIC_PEMSI2 0x00020000 /* PCIe MSI level 2 */
2007#define UIC_PEMSI3 0x00010000 /* PCIe MSI level 3 */
2008#define UIC_EIR14 0x00002000 /* External interrupt 14 */
2009#define UIC_D0CPFF 0x00001000 /* DMA0 cp fifo full */
2010#define UIC_D0CSNS 0x00000800 /* DMA0 cs fifo needs service */
2011#define UIC_D1CPFF 0x00000400 /* DMA1 cp fifo full */
2012#define UIC_D1CSNS 0x00000200 /* DMA1 cs fifo needs service */
2013#define UIC_I2OID 0x00000100 /* I2O inbound door bell */
2014#define UIC_I2OLNE 0x00000080 /* I2O Inbound Post List FIFO Not Empty */
2015#define UIC_I20R0LL 0x00000040 /* I2O Region 0 Low Latency PLB Write */
2016#define UIC_I2OR1LL 0x00000020 /* I2O Region 1 Low Latency PLB Write */
2017#define UIC_I20R0HB 0x00000010 /* I2O Region 0 High Bandwidth PLB Write */
2018#define UIC_I2OR1HB 0x00000008 /* I2O Region 1 High Bandwidth PLB Write */
2019#define UIC_CPTCNT 0x00000004 /* GPT Count Timer */
2020/*---------------------------------------------------------------------------+
2021| Universal interrupt controller 1 interrupts (UIC1)
2022+---------------------------------------------------------------------------*/
2023#define UIC_EIR13 0x80000000 /* externei intp 13 */
2024#define UIC_MS 0x40000000 /* MAL SERR */
2025#define UIC_MTDE 0x20000000 /* MAL TXDE */
2026#define UIC_MRDE 0x10000000 /* MAL RXDE */
2027#define UIC_DEUE 0x08000000 /* DDR SDRAM ECC correct/uncorrectable error */
2028#define UIC_EBCO 0x04000000 /* EBCO interrupt status */
2029#define UIC_MTE 0x02000000 /* MAL TXEOB */
2030#define UIC_MRE 0x01000000 /* MAL RXEOB */
2031#define UIC_MSI1 0x00800000 /* PCI MSI level 1 */
2032#define UIC_MSI2 0x00400000 /* PCI MSI level 2 */
2033#define UIC_MSI3 0x00200000 /* PCI MSI level 3 */
2034#define UIC_L2C 0x00100000 /* L2 cache */
2035#define UIC_CT0 0x00080000 /* GPT compare timer 0 */
2036#define UIC_CT1 0x00040000 /* GPT compare timer 1 */
2037#define UIC_CT2 0x00020000 /* GPT compare timer 2 */
2038#define UIC_CT3 0x00010000 /* GPT compare timer 3 */
2039#define UIC_CT4 0x00008000 /* GPT compare timer 4 */
2040#define UIC_EIR12 0x00004000 /* External interrupt 12 */
2041#define UIC_EIR11 0x00002000 /* External interrupt 11 */
2042#define UIC_EIR10 0x00001000 /* External interrupt 10 */
2043#define UIC_EIR9 0x00000800 /* External interrupt 9 */
2044#define UIC_EIR8 0x00000400 /* External interrupt 8 */
2045#define UIC_DMAE 0x00000200 /* dma error */
2046#define UIC_I2OE 0x00000100 /* i2o error */
2047#define UIC_SRE 0x00000080 /* Serial ROM error */
2048#define UIC_PCIXAE 0x00000040 /* Pcix0 async error */
2049#define UIC_EIR7 0x00000020 /* External interrupt 7 */
2050#define UIC_EIR6 0x00000010 /* External interrupt 6 */
2051#define UIC_ETH0 0x00000008 /* Ethernet 0 */
2052#define UIC_EWU0 0x00000004 /* Ethernet 0 wakeup */
2053#define UIC_ETH1 0x00000002 /* reserved */
2054#define UIC_XOR 0x00000001 /* xor */
2055
2056/*---------------------------------------------------------------------------+
2057| Universal interrupt controller 2 interrupts (UIC2)
2058+---------------------------------------------------------------------------*/
2059#define UIC_PEOAL 0x80000000 /* PE0 AL */
2060#define UIC_PEOVA 0x40000000 /* PE0 VPD access */
2061#define UIC_PEOHRR 0x20000000 /* PE0 Host reset request rising */
2062#define UIC_PE0HRF 0x10000000 /* PE0 Host reset request falling */
2063#define UIC_PE0TCR 0x08000000 /* PE0 TCR */
2064#define UIC_PE0BVCO 0x04000000 /* PE0 Busmaster VCO */
2065#define UIC_PE0DCRE 0x02000000 /* PE0 DCR error */
2066#define UIC_PE1AL 0x00800000 /* PE1 AL */
2067#define UIC_PE1VA 0x00400000 /* PE1 VPD access */
2068#define UIC_PE1HRR 0x00200000 /* PE1 Host reset request rising */
2069#define UIC_PE1HRF 0x00100000 /* PE1 Host reset request falling */
2070#define UIC_PE1TCR 0x00080000 /* PE1 TCR */
2071#define UIC_PE1BVCO 0x00040000 /* PE1 Busmaster VCO */
2072#define UIC_PE1DCRE 0x00020000 /* PE1 DCR error */
2073#define UIC_PE2AL 0x00008000 /* PE2 AL */
2074#define UIC_PE2VA 0x00004000 /* PE2 VPD access */
2075#define UIC_PE2HRR 0x00002000 /* PE2 Host reset request rising */
2076#define UIC_PE2HRF 0x00001000 /* PE2 Host reset request falling */
2077#define UIC_PE2TCR 0x00000800 /* PE2 TCR */
2078#define UIC_PE2BVCO 0x00000400 /* PE2 Busmaster VCO */
2079#define UIC_PE2DCRE 0x00000200 /* PE2 DCR error */
2080#define UIC_EIR5 0x00000080 /* External interrupt 5 */
2081#define UIC_EIR4 0x00000040 /* External interrupt 4 */
2082#define UIC_EIR3 0x00000020 /* External interrupt 3 */
2083#define UIC_EIR2 0x00000010 /* External interrupt 2 */
2084#define UIC_EIR1 0x00000008 /* External interrupt 1 */
2085#define UIC_EIR0 0x00000004 /* External interrupt 0 */
2086#endif /* CONFIG_440SPE */
wdenkc00b5f82002-11-03 11:12:02 +00002087
2088/*-----------------------------------------------------------------------------+
wdenk0e6d7982004-03-14 00:07:33 +00002089| External Bus Controller Bit Settings
2090+-----------------------------------------------------------------------------*/
wdenk63153492005-04-03 20:55:38 +00002091#define EBC_CFGADDR_MASK 0x0000003F
wdenk0e6d7982004-03-14 00:07:33 +00002092
wdenk63153492005-04-03 20:55:38 +00002093#define EBC_BXCR_BAS_ENCODE(n) ((((unsigned long)(n))&0xFFF00000)<<0)
2094#define EBC_BXCR_BS_MASK 0x000E0000
2095#define EBC_BXCR_BS_1MB 0x00000000
2096#define EBC_BXCR_BS_2MB 0x00020000
2097#define EBC_BXCR_BS_4MB 0x00040000
2098#define EBC_BXCR_BS_8MB 0x00060000
2099#define EBC_BXCR_BS_16MB 0x00080000
2100#define EBC_BXCR_BS_32MB 0x000A0000
2101#define EBC_BXCR_BS_64MB 0x000C0000
2102#define EBC_BXCR_BS_128MB 0x000E0000
2103#define EBC_BXCR_BU_MASK 0x00018000
2104#define EBC_BXCR_BU_R 0x00008000
2105#define EBC_BXCR_BU_W 0x00010000
2106#define EBC_BXCR_BU_RW 0x00018000
2107#define EBC_BXCR_BW_MASK 0x00006000
2108#define EBC_BXCR_BW_8BIT 0x00000000
2109#define EBC_BXCR_BW_16BIT 0x00002000
Stefan Roeseb79316f2005-08-15 12:31:23 +02002110#define EBC_BXCR_BW_32BIT 0x00006000
wdenk63153492005-04-03 20:55:38 +00002111#define EBC_BXAP_BME_ENABLED 0x80000000
2112#define EBC_BXAP_BME_DISABLED 0x00000000
2113#define EBC_BXAP_TWT_ENCODE(n) ((((unsigned long)(n))&0xFF)<<23)
2114#define EBC_BXAP_BCE_DISABLE 0x00000000
2115#define EBC_BXAP_BCE_ENABLE 0x00400000
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01002116#define EBC_BXAP_BCT_MASK 0x00300000
2117#define EBC_BXAP_BCT_2TRANS 0x00000000
2118#define EBC_BXAP_BCT_4TRANS 0x00100000
2119#define EBC_BXAP_BCT_8TRANS 0x00200000
2120#define EBC_BXAP_BCT_16TRANS 0x00300000
wdenk63153492005-04-03 20:55:38 +00002121#define EBC_BXAP_CSN_ENCODE(n) ((((unsigned long)(n))&0x3)<<18)
2122#define EBC_BXAP_OEN_ENCODE(n) ((((unsigned long)(n))&0x3)<<16)
2123#define EBC_BXAP_WBN_ENCODE(n) ((((unsigned long)(n))&0x3)<<14)
2124#define EBC_BXAP_WBF_ENCODE(n) ((((unsigned long)(n))&0x3)<<12)
2125#define EBC_BXAP_TH_ENCODE(n) ((((unsigned long)(n))&0x7)<<9)
2126#define EBC_BXAP_RE_ENABLED 0x00000100
2127#define EBC_BXAP_RE_DISABLED 0x00000000
2128#define EBC_BXAP_SOR_DELAYED 0x00000000
2129#define EBC_BXAP_SOR_NONDELAYED 0x00000080
2130#define EBC_BXAP_BEM_WRITEONLY 0x00000000
2131#define EBC_BXAP_BEM_RW 0x00000040
2132#define EBC_BXAP_PEN_DISABLED 0x00000000
wdenk0e6d7982004-03-14 00:07:33 +00002133
wdenk63153492005-04-03 20:55:38 +00002134#define EBC_CFG_LE_MASK 0x80000000
2135#define EBC_CFG_LE_UNLOCK 0x00000000
2136#define EBC_CFG_LE_LOCK 0x80000000
2137#define EBC_CFG_PTD_MASK 0x40000000
2138#define EBC_CFG_PTD_ENABLE 0x00000000
2139#define EBC_CFG_PTD_DISABLE 0x40000000
2140#define EBC_CFG_RTC_MASK 0x38000000
2141#define EBC_CFG_RTC_16PERCLK 0x00000000
2142#define EBC_CFG_RTC_32PERCLK 0x08000000
2143#define EBC_CFG_RTC_64PERCLK 0x10000000
2144#define EBC_CFG_RTC_128PERCLK 0x18000000
2145#define EBC_CFG_RTC_256PERCLK 0x20000000
2146#define EBC_CFG_RTC_512PERCLK 0x28000000
2147#define EBC_CFG_RTC_1024PERCLK 0x30000000
2148#define EBC_CFG_RTC_2048PERCLK 0x38000000
2149#define EBC_CFG_ATC_MASK 0x04000000
2150#define EBC_CFG_ATC_HI 0x00000000
2151#define EBC_CFG_ATC_PREVIOUS 0x04000000
2152#define EBC_CFG_DTC_MASK 0x02000000
2153#define EBC_CFG_DTC_HI 0x00000000
2154#define EBC_CFG_DTC_PREVIOUS 0x02000000
2155#define EBC_CFG_CTC_MASK 0x01000000
2156#define EBC_CFG_CTC_HI 0x00000000
2157#define EBC_CFG_CTC_PREVIOUS 0x01000000
2158#define EBC_CFG_OEO_MASK 0x00800000
2159#define EBC_CFG_OEO_HI 0x00000000
2160#define EBC_CFG_OEO_PREVIOUS 0x00800000
2161#define EBC_CFG_EMC_MASK 0x00400000
2162#define EBC_CFG_EMC_NONDEFAULT 0x00000000
2163#define EBC_CFG_EMC_DEFAULT 0x00400000
2164#define EBC_CFG_PME_MASK 0x00200000
2165#define EBC_CFG_PME_DISABLE 0x00000000
2166#define EBC_CFG_PME_ENABLE 0x00200000
2167#define EBC_CFG_PMT_MASK 0x001F0000
2168#define EBC_CFG_PMT_ENCODE(n) ((((unsigned long)(n))&0x1F)<<12)
2169#define EBC_CFG_PR_MASK 0x0000C000
2170#define EBC_CFG_PR_16 0x00000000
2171#define EBC_CFG_PR_32 0x00004000
2172#define EBC_CFG_PR_64 0x00008000
2173#define EBC_CFG_PR_128 0x0000C000
wdenk0e6d7982004-03-14 00:07:33 +00002174
2175/*-----------------------------------------------------------------------------+
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01002176| SDR0 Bit Settings
wdenk0e6d7982004-03-14 00:07:33 +00002177+-----------------------------------------------------------------------------*/
Stefan Roesedf294492007-03-08 10:06:09 +01002178#if defined(CONFIG_440SP)
2179#define SDR0_SRST 0x0200
2180
2181#define SDR0_DDR0 0x00E1
2182#define SDR0_DDR0_DPLLRST 0x80000000
2183#define SDR0_DDR0_DDRM_MASK 0x60000000
2184#define SDR0_DDR0_DDRM_DDR1 0x20000000
2185#define SDR0_DDR0_DDRM_DDR2 0x40000000
2186#define SDR0_DDR0_DDRM_ENCODE(n) ((((unsigned long)(n))&0x03)<<29)
2187#define SDR0_DDR0_DDRM_DECODE(n) ((((unsigned long)(n))>>29)&0x03)
2188#define SDR0_DDR0_TUNE_ENCODE(n) ((((unsigned long)(n))&0x2FF)<<0)
2189#define SDR0_DDR0_TUNE_DECODE(n) ((((unsigned long)(n))>>0)&0x2FF)
2190#endif
2191
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02002192#if defined(CONFIG_440SPE)
2193#define SDR0_CP440 0x0180
2194#define SDR0_CP440_ERPN_MASK 0x30000000
2195#define SDR0_CP440_ERPN_MASK_HI 0x3000
2196#define SDR0_CP440_ERPN_MASK_LO 0x0000
2197#define SDR0_CP440_ERPN_EBC 0x10000000
2198#define SDR0_CP440_ERPN_EBC_HI 0x1000
2199#define SDR0_CP440_ERPN_EBC_LO 0x0000
2200#define SDR0_CP440_ERPN_PCI 0x20000000
2201#define SDR0_CP440_ERPN_PCI_HI 0x2000
2202#define SDR0_CP440_ERPN_PCI_LO 0x0000
2203#define SDR0_CP440_ERPN_ENCODE(n) ((((unsigned long)(n))&0x03)<<28)
2204#define SDR0_CP440_ERPN_DECODE(n) ((((unsigned long)(n))>>28)&0x03)
2205#define SDR0_CP440_NTO1_MASK 0x00000002
2206#define SDR0_CP440_NTO1_NTOP 0x00000000
2207#define SDR0_CP440_NTO1_NTO1 0x00000002
2208#define SDR0_CP440_NTO1_ENCODE(n) ((((unsigned long)(n))&0x01)<<1)
2209#define SDR0_CP440_NTO1_DECODE(n) ((((unsigned long)(n))>>1)&0x01)
2210#define SDR0_CFGADDR 0x00E /*already defined line 277 */
2211#define SDR0_CFGDATA 0x00F
2212
2213
2214#define SDR0_SDSTP0 0x0020
2215#define SDR0_SDSTP0_ENG_MASK 0x80000000
2216#define SDR0_SDSTP0_ENG_PLLDIS 0x00000000
2217#define SDR0_SDSTP0_ENG_PLLENAB 0x80000000
2218#define SDR0_SDSTP0_ENG_ENCODE(n) ((((unsigned long)(n))&0x01)<<31)
2219#define SDR0_SDSTP0_ENG_DECODE(n) ((((unsigned long)(n))>>31)&0x01)
2220#define SDR0_SDSTP0_SRC_MASK 0x40000000
2221#define SDR0_SDSTP0_SRC_PLLOUTA 0x00000000
2222#define SDR0_SDSTP0_SRC_PLLOUTB 0x40000000
2223#define SDR0_SDSTP0_SRC_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
2224#define SDR0_SDSTP0_SRC_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
2225#define SDR0_SDSTP0_SEL_MASK 0x38000000
2226#define SDR0_SDSTP0_SEL_PLLOUT 0x00000000
2227#define SDR0_SDSTP0_SEL_CPU 0x08000000
2228#define SDR0_SDSTP0_SEL_EBC 0x28000000
2229#define SDR0_SDSTP0_SEL_ENCODE(n) ((((unsigned long)(n))&0x07)<<27)
2230#define SDR0_SDSTP0_SEL_DECODE(n) ((((unsigned long)(n))>>27)&0x07)
2231#define SDR0_SDSTP0_TUNE_MASK 0x07FE0000
2232#define SDR0_SDSTP0_TUNE_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<17)
2233#define SDR0_SDSTP0_TUNE_DECODE(n) ((((unsigned long)(n))>>17)&0x3FF)
2234#define SDR0_SDSTP0_FBDV_MASK 0x0001F000
2235#define SDR0_SDSTP0_FBDV_ENCODE(n) ((((unsigned long)(n))&0x1F)<<12)
2236#define SDR0_SDSTP0_FBDV_DECODE(n) ((((((unsigned long)(n))>>12)-1)&0x1F)+1)
2237#define SDR0_SDSTP0_FWDVA_MASK 0x00000F00
2238#define SDR0_SDSTP0_FWDVA_ENCODE(n) ((((unsigned long)(n))&0x0F)<<8)
2239#define SDR0_SDSTP0_FWDVA_DECODE(n) ((((((unsigned long)(n))>>8)-1)&0x0F)+1)
2240#define SDR0_SDSTP0_FWDVB_MASK 0x000000E0
2241#define SDR0_SDSTP0_FWDVB_ENCODE(n) ((((unsigned long)(n))&0x07)<<5)
2242#define SDR0_SDSTP0_FWDVB_DECODE(n) ((((((unsigned long)(n))>>5)-1)&0x07)+1)
2243#define SDR0_SDSTP0_PRBDV0_MASK 0x0000001C
2244#define SDR0_SDSTP0_PRBDV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<2)
2245#define SDR0_SDSTP0_PRBDV0_DECODE(n) ((((((unsigned long)(n))>>2)-1)&0x07)+1)
2246#define SDR0_SDSTP0_OPBDV0_MASK 0x00000003
2247#define SDR0_SDSTP0_OPBDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<0)
2248#define SDR0_SDSTP0_OPBDV0_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0x03)+1)
2249
2250
2251#define SDR0_SDSTP1 0x0021
2252#define SDR0_SDSTP1_LFBDV_MASK 0xFC000000
2253#define SDR0_SDSTP1_LFBDV_ENCODE(n) ((((unsigned long)(n))&0x3F)<<26)
2254#define SDR0_SDSTP1_LFBDV_DECODE(n) ((((unsigned long)(n))>>26)&0x3F)
2255#define SDR0_SDSTP1_PERDV0_MASK 0x03000000
2256#define SDR0_SDSTP1_PERDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
2257#define SDR0_SDSTP1_PERDV0_DECODE(n) ((((unsigned long)(n))>>24)&0x03)
2258#define SDR0_SDSTP1_MALDV0_MASK 0x00C00000
2259#define SDR0_SDSTP1_MALDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<22)
2260#define SDR0_SDSTP1_MALDV0_DECODE(n) ((((unsigned long)(n))>>22)&0x03)
2261#define SDR0_SDSTP1_DDR_MODE_MASK 0x00300000
2262#define SDR0_SDSTP1_DDR1_MODE 0x00100000
2263#define SDR0_SDSTP1_DDR2_MODE 0x00200000
2264#define SDR0_SDSTP1_DDR_ENCODE(n) ((((unsigned long)(n))&0x03)<<20)
2265#define SDR0_SDSTP1_DDR_DECODE(n) ((((unsigned long)(n))>>20)&0x03)
2266#define SDR0_SDSTP1_ERPN_MASK 0x00080000
2267#define SDR0_SDSTP1_ERPN_EBC 0x00000000
2268#define SDR0_SDSTP1_ERPN_PCI 0x00080000
2269#define SDR0_SDSTP1_PAE_MASK 0x00040000
2270#define SDR0_SDSTP1_PAE_DISABLE 0x00000000
2271#define SDR0_SDSTP1_PAE_ENABLE 0x00040000
2272#define SDR0_SDSTP1_PAE_ENCODE(n) ((((unsigned long)(n))&0x01)<<18)
2273#define SDR0_SDSTP1_PAE_DECODE(n) ((((unsigned long)(n))>>18)&0x01)
2274#define SDR0_SDSTP1_PHCE_MASK 0x00020000
2275#define SDR0_SDSTP1_PHCE_DISABLE 0x00000000
2276#define SDR0_SDSTP1_PHCE_ENABLE 0x00020000
2277#define SDR0_SDSTP1_PHCE_ENCODE(n) ((((unsigned long)(n))&0x01)<<17)
2278#define SDR0_SDSTP1_PHCE_DECODE(n) ((((unsigned long)(n))>>17)&0x01)
2279#define SDR0_SDSTP1_PISE_MASK 0x00010000
2280#define SDR0_SDSTP1_PISE_DISABLE 0x00000000
2281#define SDR0_SDSTP1_PISE_ENABLE 0x00001000
2282#define SDR0_SDSTP1_PISE_ENCODE(n) ((((unsigned long)(n))&0x01)<<16)
2283#define SDR0_SDSTP1_PISE_DECODE(n) ((((unsigned long)(n))>>16)&0x01)
2284#define SDR0_SDSTP1_PCWE_MASK 0x00008000
2285#define SDR0_SDSTP1_PCWE_DISABLE 0x00000000
2286#define SDR0_SDSTP1_PCWE_ENABLE 0x00008000
2287#define SDR0_SDSTP1_PCWE_ENCODE(n) ((((unsigned long)(n))&0x01)<<15)
2288#define SDR0_SDSTP1_PCWE_DECODE(n) ((((unsigned long)(n))>>15)&0x01)
2289#define SDR0_SDSTP1_PPIM_MASK 0x00007800
2290#define SDR0_SDSTP1_PPIM_ENCODE(n) ((((unsigned long)(n))&0x0F)<<11)
2291#define SDR0_SDSTP1_PPIM_DECODE(n) ((((unsigned long)(n))>>11)&0x0F)
2292#define SDR0_SDSTP1_PR64E_MASK 0x00000400
2293#define SDR0_SDSTP1_PR64E_DISABLE 0x00000000
2294#define SDR0_SDSTP1_PR64E_ENABLE 0x00000400
2295#define SDR0_SDSTP1_PR64E_ENCODE(n) ((((unsigned long)(n))&0x01)<<10)
2296#define SDR0_SDSTP1_PR64E_DECODE(n) ((((unsigned long)(n))>>10)&0x01)
2297#define SDR0_SDSTP1_PXFS_MASK 0x00000300
2298#define SDR0_SDSTP1_PXFS_100_133 0x00000000
2299#define SDR0_SDSTP1_PXFS_66_100 0x00000100
2300#define SDR0_SDSTP1_PXFS_50_66 0x00000200
2301#define SDR0_SDSTP1_PXFS_0_50 0x00000300
2302#define SDR0_SDSTP1_PXFS_ENCODE(n) ((((unsigned long)(n))&0x03)<<8)
2303#define SDR0_SDSTP1_PXFS_DECODE(n) ((((unsigned long)(n))>>8)&0x03)
2304#define SDR0_SDSTP1_EBCW_MASK 0x00000080 /* SOP */
2305#define SDR0_SDSTP1_EBCW_8_BITS 0x00000000 /* SOP */
2306#define SDR0_SDSTP1_EBCW_16_BITS 0x00000080 /* SOP */
2307#define SDR0_SDSTP1_DBGEN_MASK 0x00000030 /* $218C */
2308#define SDR0_SDSTP1_DBGEN_FUNC 0x00000000
2309#define SDR0_SDSTP1_DBGEN_TRACE 0x00000010
2310#define SDR0_SDSTP1_DBGEN_ENCODE(n) ((((unsigned long)(n))&0x03)<<4) /* $218C */
2311#define SDR0_SDSTP1_DBGEN_DECODE(n) ((((unsigned long)(n))>>4)&0x03) /* $218C */
2312#define SDR0_SDSTP1_ETH_MASK 0x00000004
2313#define SDR0_SDSTP1_ETH_10_100 0x00000000
2314#define SDR0_SDSTP1_ETH_GIGA 0x00000004
2315#define SDR0_SDSTP1_ETH_ENCODE(n) ((((unsigned long)(n))&0x01)<<2)
2316#define SDR0_SDSTP1_ETH_DECODE(n) ((((unsigned long)(n))>>2)&0x01)
2317#define SDR0_SDSTP1_NTO1_MASK 0x00000001
2318#define SDR0_SDSTP1_NTO1_DISABLE 0x00000000
2319#define SDR0_SDSTP1_NTO1_ENABLE 0x00000001
2320#define SDR0_SDSTP1_NTO1_ENCODE(n) ((((unsigned long)(n))&0x01)<<0)
2321#define SDR0_SDSTP1_NTO1_DECODE(n) ((((unsigned long)(n))>>0)&0x01)
2322
2323#define SDR0_SDSTP2 0x0022
2324#define SDR0_SDSTP2_P1AE_MASK 0x80000000
2325#define SDR0_SDSTP2_P1AE_DISABLE 0x00000000
2326#define SDR0_SDSTP2_P1AE_ENABLE 0x80000000
2327#define SDR0_SDSTP2_P1AE_ENCODE(n) ((((unsigned long)(n))&0x01)<<31)
2328#define SDR0_SDSTP2_P1AE_DECODE(n) ((((unsigned long)(n))>>31)&0x01)
2329#define SDR0_SDSTP2_P1HCE_MASK 0x40000000
2330#define SDR0_SDSTP2_P1HCE_DISABLE 0x00000000
2331#define SDR0_SDSTP2_P1HCE_ENABLE 0x40000000
2332#define SDR0_SDSTP2_P1HCE_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
2333#define SDR0_SDSTP2_P1HCE_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
2334#define SDR0_SDSTP2_P1ISE_MASK 0x20000000
2335#define SDR0_SDSTP2_P1ISE_DISABLE 0x00000000
2336#define SDR0_SDSTP2_P1ISE_ENABLE 0x20000000
2337#define SDR0_SDSTP2_P1ISE_ENCODE(n) ((((unsigned long)(n))&0x01)<<29)
2338#define SDR0_SDSTP2_P1ISE_DECODE(n) ((((unsigned long)(n))>>29)&0x01)
2339#define SDR0_SDSTP2_P1CWE_MASK 0x10000000
2340#define SDR0_SDSTP2_P1CWE_DISABLE 0x00000000
2341#define SDR0_SDSTP2_P1CWE_ENABLE 0x10000000
2342#define SDR0_SDSTP2_P1CWE_ENCODE(n) ((((unsigned long)(n))&0x01)<<28)
2343#define SDR0_SDSTP2_P1CWE_DECODE(n) ((((unsigned long)(n))>>28)&0x01)
2344#define SDR0_SDSTP2_P1PIM_MASK 0x0F000000
2345#define SDR0_SDSTP2_P1PIM_ENCODE(n) ((((unsigned long)(n))&0x0F)<<24)
2346#define SDR0_SDSTP2_P1PIM_DECODE(n) ((((unsigned long)(n))>>24)&0x0F)
2347#define SDR0_SDSTP2_P1R64E_MASK 0x00800000
2348#define SDR0_SDSTP2_P1R64E_DISABLE 0x00000000
2349#define SDR0_SDSTP2_P1R64E_ENABLE 0x00800000
2350#define SDR0_SDSTP2_P1R64E_ENCODE(n) ((((unsigned long)(n))&0x01)<<23)
2351#define SDR0_SDSTP2_P1R64E_DECODE(n) ((((unsigned long)(n))>>23)&0x01)
2352#define SDR0_SDSTP2_P1XFS_MASK 0x00600000
2353#define SDR0_SDSTP2_P1XFS_100_133 0x00000000
2354#define SDR0_SDSTP2_P1XFS_66_100 0x00200000
2355#define SDR0_SDSTP2_P1XFS_50_66 0x00400000
2356#define SDR0_SDSTP2_P1XFS_0_50 0x00600000
2357#define SDR0_SDSTP2_P1XFS_ENCODE(n) ((((unsigned long)(n))&0x03)<<21)
2358#define SDR0_SDSTP2_P1XFS_DECODE(n) ((((unsigned long)(n))>>21)&0x03)
2359#define SDR0_SDSTP2_P2AE_MASK 0x00040000
2360#define SDR0_SDSTP2_P2AE_DISABLE 0x00000000
2361#define SDR0_SDSTP2_P2AE_ENABLE 0x00040000
2362#define SDR0_SDSTP2_P2AE_ENCODE(n) ((((unsigned long)(n))&0x01)<<18)
2363#define SDR0_SDSTP2_P2AE_DECODE(n) ((((unsigned long)(n))>>18)&0x01)
2364#define SDR0_SDSTP2_P2HCE_MASK 0x00020000
2365#define SDR0_SDSTP2_P2HCE_DISABLE 0x00000000
2366#define SDR0_SDSTP2_P2HCE_ENABLE 0x00020000
2367#define SDR0_SDSTP2_P2HCE_ENCODE(n) ((((unsigned long)(n))&0x01)<<17)
2368#define SDR0_SDSTP2_P2HCE_DECODE(n) ((((unsigned long)(n))>>17)&0x01)
2369#define SDR0_SDSTP2_P2ISE_MASK 0x00010000
2370#define SDR0_SDSTP2_P2ISE_DISABLE 0x00000000
2371#define SDR0_SDSTP2_P2ISE_ENABLE 0x00010000
2372#define SDR0_SDSTP2_P2ISE_ENCODE(n) ((((unsigned long)(n))&0x01)<<16)
2373#define SDR0_SDSTP2_P2ISE_DECODE(n) ((((unsigned long)(n))>>16)&0x01)
2374#define SDR0_SDSTP2_P2CWE_MASK 0x00008000
2375#define SDR0_SDSTP2_P2CWE_DISABLE 0x00000000
2376#define SDR0_SDSTP2_P2CWE_ENABLE 0x00008000
2377#define SDR0_SDSTP2_P2CWE_ENCODE(n) ((((unsigned long)(n))&0x01)<<15)
2378#define SDR0_SDSTP2_P2CWE_DECODE(n) ((((unsigned long)(n))>>15)&0x01)
2379#define SDR0_SDSTP2_P2PIM_MASK 0x00007800
2380#define SDR0_SDSTP2_P2PIM_ENCODE(n) ((((unsigned long)(n))&0x0F)<<11)
2381#define SDR0_SDSTP2_P2PIM_DECODE(n) ((((unsigned long)(n))>>11)&0x0F)
2382#define SDR0_SDSTP2_P2XFS_MASK 0x00000300
2383#define SDR0_SDSTP2_P2XFS_100_133 0x00000000
2384#define SDR0_SDSTP2_P2XFS_66_100 0x00000100
2385#define SDR0_SDSTP2_P2XFS_50_66 0x00000200
2386#define SDR0_SDSTP2_P2XFS_0_50 0x00000100
2387#define SDR0_SDSTP2_P2XFS_ENCODE(n) ((((unsigned long)(n))&0x03)<<8)
2388#define SDR0_SDSTP2_P2XFS_DECODE(n) ((((unsigned long)(n))>>8)&0x03)
2389
2390#define SDR0_SDSTP3 0x0023
2391
2392#define SDR0_PINSTP 0x0040
2393#define SDR0_PINSTP_BOOTSTRAP_MASK 0xC0000000 /* Strap Bits */
2394#define SDR0_PINSTP_BOOTSTRAP_SETTINGS0 0x00000000 /* Default strap settings 0 (EBC boot) */
2395#define SDR0_PINSTP_BOOTSTRAP_SETTINGS1 0x40000000 /* Default strap settings 1 (PCI boot) */
2396#define SDR0_PINSTP_BOOTSTRAP_IIC_54_EN 0x80000000 /* Serial Device Enabled - Addr = 0x54 */
2397#define SDR0_PINSTP_BOOTSTRAP_IIC_50_EN 0xC0000000 /* Serial Device Enabled - Addr = 0x50 */
2398#define SDR0_SDCS 0x0060
2399#define SDR0_ECID0 0x0080
2400#define SDR0_ECID1 0x0081
2401#define SDR0_ECID2 0x0082
2402#define SDR0_JTAG 0x00C0
2403
2404#define SDR0_DDR0 0x00E1
2405#define SDR0_DDR0_DPLLRST 0x80000000
2406#define SDR0_DDR0_DDRM_MASK 0x60000000
2407#define SDR0_DDR0_DDRM_DDR1 0x20000000
2408#define SDR0_DDR0_DDRM_DDR2 0x40000000
2409#define SDR0_DDR0_DDRM_ENCODE(n) ((((unsigned long)(n))&0x03)<<29)
2410#define SDR0_DDR0_DDRM_DECODE(n) ((((unsigned long)(n))>>29)&0x03)
2411#define SDR0_DDR0_TUNE_ENCODE(n) ((((unsigned long)(n))&0x2FF)<<0)
2412#define SDR0_DDR0_TUNE_DECODE(n) ((((unsigned long)(n))>>0)&0x2FF)
2413
2414#define SDR0_UART0 0x0120
2415#define SDR0_UART1 0x0121
2416#define SDR0_UART2 0x0122
2417#define SDR0_UARTX_UXICS_MASK 0xF0000000
2418#define SDR0_UARTX_UXICS_PLB 0x20000000
2419#define SDR0_UARTX_UXEC_MASK 0x00800000
2420#define SDR0_UARTX_UXEC_INT 0x00000000
2421#define SDR0_UARTX_UXEC_EXT 0x00800000
2422#define SDR0_UARTX_UXDIV_MASK 0x000000FF
2423#define SDR0_UARTX_UXDIV_ENCODE(n) ((((unsigned long)(n))&0xFF)<<0)
2424#define SDR0_UARTX_UXDIV_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0xFF)+1)
2425
2426#define SDR0_CP440 0x0180
2427#define SDR0_CP440_ERPN_MASK 0x30000000
2428#define SDR0_CP440_ERPN_MASK_HI 0x3000
2429#define SDR0_CP440_ERPN_MASK_LO 0x0000
2430#define SDR0_CP440_ERPN_EBC 0x10000000
2431#define SDR0_CP440_ERPN_EBC_HI 0x1000
2432#define SDR0_CP440_ERPN_EBC_LO 0x0000
2433#define SDR0_CP440_ERPN_PCI 0x20000000
2434#define SDR0_CP440_ERPN_PCI_HI 0x2000
2435#define SDR0_CP440_ERPN_PCI_LO 0x0000
2436#define SDR0_CP440_ERPN_ENCODE(n) ((((unsigned long)(n))&0x03)<<28)
2437#define SDR0_CP440_ERPN_DECODE(n) ((((unsigned long)(n))>>28)&0x03)
2438#define SDR0_CP440_NTO1_MASK 0x00000002
2439#define SDR0_CP440_NTO1_NTOP 0x00000000
2440#define SDR0_CP440_NTO1_NTO1 0x00000002
2441#define SDR0_CP440_NTO1_ENCODE(n) ((((unsigned long)(n))&0x01)<<1)
2442#define SDR0_CP440_NTO1_DECODE(n) ((((unsigned long)(n))>>1)&0x01)
2443
2444#define SDR0_XCR0 0x01C0
2445#define SDR0_XCR1 0x01C3
2446#define SDR0_XCR2 0x01C6
2447#define SDR0_XCRn_PAE_MASK 0x80000000
2448#define SDR0_XCRn_PAE_DISABLE 0x00000000
2449#define SDR0_XCRn_PAE_ENABLE 0x80000000
2450#define SDR0_XCRn_PAE_ENCODE(n) ((((unsigned long)(n))&0x01)<<31)
2451#define SDR0_XCRn_PAE_DECODE(n) ((((unsigned long)(n))>>31)&0x01)
2452#define SDR0_XCRn_PHCE_MASK 0x40000000
2453#define SDR0_XCRn_PHCE_DISABLE 0x00000000
2454#define SDR0_XCRn_PHCE_ENABLE 0x40000000
2455#define SDR0_XCRn_PHCE_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
2456#define SDR0_XCRn_PHCE_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
2457#define SDR0_XCRn_PISE_MASK 0x20000000
2458#define SDR0_XCRn_PISE_DISABLE 0x00000000
2459#define SDR0_XCRn_PISE_ENABLE 0x20000000
2460#define SDR0_XCRn_PISE_ENCODE(n) ((((unsigned long)(n))&0x01)<<29)
2461#define SDR0_XCRn_PISE_DECODE(n) ((((unsigned long)(n))>>29)&0x01)
2462#define SDR0_XCRn_PCWE_MASK 0x10000000
2463#define SDR0_XCRn_PCWE_DISABLE 0x00000000
2464#define SDR0_XCRn_PCWE_ENABLE 0x10000000
2465#define SDR0_XCRn_PCWE_ENCODE(n) ((((unsigned long)(n))&0x01)<<28)
2466#define SDR0_XCRn_PCWE_DECODE(n) ((((unsigned long)(n))>>28)&0x01)
2467#define SDR0_XCRn_PPIM_MASK 0x0F000000
2468#define SDR0_XCRn_PPIM_ENCODE(n) ((((unsigned long)(n))&0x0F)<<24)
2469#define SDR0_XCRn_PPIM_DECODE(n) ((((unsigned long)(n))>>24)&0x0F)
2470#define SDR0_XCRn_PR64E_MASK 0x00800000
2471#define SDR0_XCRn_PR64E_DISABLE 0x00000000
2472#define SDR0_XCRn_PR64E_ENABLE 0x00800000
2473#define SDR0_XCRn_PR64E_ENCODE(n) ((((unsigned long)(n))&0x01)<<23)
2474#define SDR0_XCRn_PR64E_DECODE(n) ((((unsigned long)(n))>>23)&0x01)
2475#define SDR0_XCRn_PXFS_MASK 0x00600000
2476#define SDR0_XCRn_PXFS_100_133 0x00000000
2477#define SDR0_XCRn_PXFS_66_100 0x00200000
2478#define SDR0_XCRn_PXFS_50_66 0x00400000
2479#define SDR0_XCRn_PXFS_0_33 0x00600000
2480#define SDR0_XCRn_PXFS_ENCODE(n) ((((unsigned long)(n))&0x03)<<21)
2481#define SDR0_XCRn_PXFS_DECODE(n) ((((unsigned long)(n))>>21)&0x03)
2482
2483#define SDR0_XPLLC0 0x01C1
2484#define SDR0_XPLLD0 0x01C2
2485#define SDR0_XPLLC1 0x01C4
2486#define SDR0_XPLLD1 0x01C5
2487#define SDR0_XPLLC2 0x01C7
2488#define SDR0_XPLLD2 0x01C8
2489#define SDR0_SRST 0x0200
2490#define SDR0_SLPIPE 0x0220
2491
2492#define SDR0_AMP0 0x0240
2493#define SDR0_AMP0_PRIORITY 0xFFFF0000
2494#define SDR0_AMP0_ALTERNATE_PRIORITY 0x0000FF00
2495#define SDR0_AMP0_RESERVED_BITS_MASK 0x000000FF
2496
2497#define SDR0_AMP1 0x0241
2498#define SDR0_AMP1_PRIORITY 0xFC000000
2499#define SDR0_AMP1_ALTERNATE_PRIORITY 0x0000E000
2500#define SDR0_AMP1_RESERVED_BITS_MASK 0x03FF1FFF
2501
2502#define SDR0_MIRQ0 0x0260
2503#define SDR0_MIRQ1 0x0261
2504#define SDR0_MALTBL 0x0280
2505#define SDR0_MALRBL 0x02A0
2506#define SDR0_MALTBS 0x02C0
2507#define SDR0_MALRBS 0x02E0
2508
2509/* Reserved for Customer Use */
2510#define SDR0_CUST0 0x4000
2511#define SDR0_CUST0_AUTONEG_MASK 0x8000000
2512#define SDR0_CUST0_NO_AUTONEG 0x0000000
2513#define SDR0_CUST0_AUTONEG 0x8000000
2514#define SDR0_CUST0_ETH_FORCE_MASK 0x6000000
2515#define SDR0_CUST0_ETH_FORCE_10MHZ 0x0000000
2516#define SDR0_CUST0_ETH_FORCE_100MHZ 0x2000000
2517#define SDR0_CUST0_ETH_FORCE_1000MHZ 0x4000000
2518#define SDR0_CUST0_ETH_DUPLEX_MASK 0x1000000
2519#define SDR0_CUST0_ETH_HALF_DUPLEX 0x0000000
2520#define SDR0_CUST0_ETH_FULL_DUPLEX 0x1000000
2521
2522#define SDR0_SDSTP4 0x4001
2523#define SDR0_CUST1 0x4002
2524#define SDR0_SDSTP5 0x4003
2525#define SDR0_CUST2 0x4004
2526#define SDR0_SDSTP6 0x4005
2527#define SDR0_CUST3 0x4006
2528#define SDR0_SDSTP7 0x4007
2529
2530#define SDR0_PFC0 0x4100
2531#define SDR0_PFC0_GPIO_0 0x80000000
2532#define SDR0_PFC0_PCIX0REQ2_N 0x00000000
2533#define SDR0_PFC0_GPIO_1 0x40000000
2534#define SDR0_PFC0_PCIX0REQ3_N 0x00000000
2535#define SDR0_PFC0_GPIO_2 0x20000000
2536#define SDR0_PFC0_PCIX0GNT2_N 0x00000000
2537#define SDR0_PFC0_GPIO_3 0x10000000
2538#define SDR0_PFC0_PCIX0GNT3_N 0x00000000
2539#define SDR0_PFC0_GPIO_4 0x08000000
2540#define SDR0_PFC0_PCIX1REQ2_N 0x00000000
2541#define SDR0_PFC0_GPIO_5 0x04000000
2542#define SDR0_PFC0_PCIX1REQ3_N 0x00000000
2543#define SDR0_PFC0_GPIO_6 0x02000000
2544#define SDR0_PFC0_PCIX1GNT2_N 0x00000000
2545#define SDR0_PFC0_GPIO_7 0x01000000
2546#define SDR0_PFC0_PCIX1GNT3_N 0x00000000
2547#define SDR0_PFC0_GPIO_8 0x00800000
2548#define SDR0_PFC0_PERREADY 0x00000000
2549#define SDR0_PFC0_GPIO_9 0x00400000
2550#define SDR0_PFC0_PERCS1_N 0x00000000
2551#define SDR0_PFC0_GPIO_10 0x00200000
2552#define SDR0_PFC0_PERCS2_N 0x00000000
2553#define SDR0_PFC0_GPIO_11 0x00100000
2554#define SDR0_PFC0_IRQ0 0x00000000
2555#define SDR0_PFC0_GPIO_12 0x00080000
2556#define SDR0_PFC0_IRQ1 0x00000000
2557#define SDR0_PFC0_GPIO_13 0x00040000
2558#define SDR0_PFC0_IRQ2 0x00000000
2559#define SDR0_PFC0_GPIO_14 0x00020000
2560#define SDR0_PFC0_IRQ3 0x00000000
2561#define SDR0_PFC0_GPIO_15 0x00010000
2562#define SDR0_PFC0_IRQ4 0x00000000
2563#define SDR0_PFC0_GPIO_16 0x00008000
2564#define SDR0_PFC0_IRQ5 0x00000000
2565#define SDR0_PFC0_GPIO_17 0x00004000
2566#define SDR0_PFC0_PERBE0_N 0x00000000
2567#define SDR0_PFC0_GPIO_18 0x00002000
2568#define SDR0_PFC0_PCI0GNT0_N 0x00000000
2569#define SDR0_PFC0_GPIO_19 0x00001000
2570#define SDR0_PFC0_PCI0GNT1_N 0x00000000
2571#define SDR0_PFC0_GPIO_20 0x00000800
2572#define SDR0_PFC0_PCI0REQ0_N 0x00000000
2573#define SDR0_PFC0_GPIO_21 0x00000400
2574#define SDR0_PFC0_PCI0REQ1_N 0x00000000
2575#define SDR0_PFC0_GPIO_22 0x00000200
2576#define SDR0_PFC0_PCI1GNT0_N 0x00000000
2577#define SDR0_PFC0_GPIO_23 0x00000100
2578#define SDR0_PFC0_PCI1GNT1_N 0x00000000
2579#define SDR0_PFC0_GPIO_24 0x00000080
2580#define SDR0_PFC0_PCI1REQ0_N 0x00000000
2581#define SDR0_PFC0_GPIO_25 0x00000040
2582#define SDR0_PFC0_PCI1REQ1_N 0x00000000
2583#define SDR0_PFC0_GPIO_26 0x00000020
2584#define SDR0_PFC0_PCI2GNT0_N 0x00000000
2585#define SDR0_PFC0_GPIO_27 0x00000010
2586#define SDR0_PFC0_PCI2GNT1_N 0x00000000
2587#define SDR0_PFC0_GPIO_28 0x00000008
2588#define SDR0_PFC0_PCI2REQ0_N 0x00000000
2589#define SDR0_PFC0_GPIO_29 0x00000004
2590#define SDR0_PFC0_PCI2REQ1_N 0x00000000
2591#define SDR0_PFC0_GPIO_30 0x00000002
2592#define SDR0_PFC0_UART1RX 0x00000000
2593#define SDR0_PFC0_GPIO_31 0x00000001
2594#define SDR0_PFC0_UART1TX 0x00000000
2595
2596#define SDR0_PFC1 0x4101
2597#define SDR0_PFC1_UART1_CTS_RTS_MASK 0x02000000
2598#define SDR0_PFC1_UART1_DSR_DTR 0x00000000
2599#define SDR0_PFC1_UART1_CTS_RTS 0x02000000
2600#define SDR0_PFC1_UART2_IN_SERVICE_MASK 0x01000000
2601#define SDR0_PFC1_UART2_NOT_IN_SERVICE 0x00000000
2602#define SDR0_PFC1_UART2_IN_SERVICE 0x01000000
2603#define SDR0_PFC1_ETH_GIGA_MASK 0x00200000
2604#define SDR0_PFC1_ETH_10_100 0x00000000
2605#define SDR0_PFC1_ETH_GIGA 0x00200000
2606#define SDR0_PFC1_ETH_GIGA_ENCODE(n) ((((unsigned long)(n))&0x1)<<21)
2607#define SDR0_PFC1_ETH_GIGA_DECODE(n) ((((unsigned long)(n))>>21)&0x01)
2608#define SDR0_PFC1_CPU_TRACE_MASK 0x00180000 /* $218C */
2609#define SDR0_PFC1_CPU_NO_TRACE 0x00000000
2610#define SDR0_PFC1_CPU_TRACE 0x00080000
2611#define SDR0_PFC1_CPU_TRACE_ENCODE(n) ((((unsigned long)(n))&0x3)<<19) /* $218C */
2612#define SDR0_PFC1_CPU_TRACE_DECODE(n) ((((unsigned long)(n))>>19)&0x03) /* $218C */
2613
2614#define SDR0_MFR 0x4300
2615#endif /* CONFIG_440SPE */
2616
2617
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01002618#define SDR0_SDCS_SDD (0x80000000 >> 31)
wdenk0e6d7982004-03-14 00:07:33 +00002619
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01002620#if defined(CONFIG_440GP)
2621#define CPC0_STRP1_PAE_MASK (0x80000000 >> 11)
2622#define CPC0_STRP1_PISE_MASK (0x80000000 >> 13)
2623#endif /* defined(CONFIG_440GP) */
2624#if defined(CONFIG_440GX) || defined(CONFIG_440SP)
2625#define SDR0_SDSTP1_PAE_MASK (0x80000000 >> 13)
2626#define SDR0_SDSTP1_PISE_MASK (0x80000000 >> 15)
2627#endif /* defined(CONFIG_440GX) || defined(CONFIG_440SP) */
Stefan Roese887e2ec2006-09-07 11:51:23 +02002628#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
2629 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Stefan Roese6e7fb6e2005-11-29 18:18:21 +01002630#define SDR0_SDSTP1_PAE_MASK (0x80000000 >> 21)
2631#define SDR0_SDSTP1_PAME_MASK (0x80000000 >> 27)
2632#endif /* defined(CONFIG_440EP) || defined(CONFIG_440GR) */
wdenk0e6d7982004-03-14 00:07:33 +00002633
wdenk63153492005-04-03 20:55:38 +00002634#define SDR0_UARTX_UXICS_MASK 0xF0000000
2635#define SDR0_UARTX_UXICS_PLB 0x20000000
2636#define SDR0_UARTX_UXEC_MASK 0x00800000
2637#define SDR0_UARTX_UXEC_INT 0x00000000
2638#define SDR0_UARTX_UXEC_EXT 0x00800000
2639#define SDR0_UARTX_UXDTE_MASK 0x00400000
2640#define SDR0_UARTX_UXDTE_DISABLE 0x00000000
2641#define SDR0_UARTX_UXDTE_ENABLE 0x00400000
2642#define SDR0_UARTX_UXDRE_MASK 0x00200000
2643#define SDR0_UARTX_UXDRE_DISABLE 0x00000000
2644#define SDR0_UARTX_UXDRE_ENABLE 0x00200000
2645#define SDR0_UARTX_UXDC_MASK 0x00100000
2646#define SDR0_UARTX_UXDC_NOTCLEARED 0x00000000
2647#define SDR0_UARTX_UXDC_CLEARED 0x00100000
2648#define SDR0_UARTX_UXDIV_MASK 0x000000FF
2649#define SDR0_UARTX_UXDIV_ENCODE(n) ((((unsigned long)(n))&0xFF)<<0)
2650#define SDR0_UARTX_UXDIV_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0xFF)+1)
wdenk0e6d7982004-03-14 00:07:33 +00002651
wdenk63153492005-04-03 20:55:38 +00002652#define SDR0_CPU440_EARV_MASK 0x30000000
2653#define SDR0_CPU440_EARV_EBC 0x10000000
2654#define SDR0_CPU440_EARV_PCI 0x20000000
2655#define SDR0_CPU440_EARV_ENCODE(n) ((((unsigned long)(n))&0x03)<<28)
2656#define SDR0_CPU440_EARV_DECODE(n) ((((unsigned long)(n))>>28)&0x03)
2657#define SDR0_CPU440_NTO1_MASK 0x00000002
2658#define SDR0_CPU440_NTO1_NTOP 0x00000000
2659#define SDR0_CPU440_NTO1_NTO1 0x00000002
2660#define SDR0_CPU440_NTO1_ENCODE(n) ((((unsigned long)(n))&0x01)<<1)
2661#define SDR0_CPU440_NTO1_DECODE(n) ((((unsigned long)(n))>>1)&0x01)
wdenk0e6d7982004-03-14 00:07:33 +00002662
wdenk63153492005-04-03 20:55:38 +00002663#define SDR0_XCR_PAE_MASK 0x80000000
2664#define SDR0_XCR_PAE_DISABLE 0x00000000
2665#define SDR0_XCR_PAE_ENABLE 0x80000000
2666#define SDR0_XCR_PAE_ENCODE(n) ((((unsigned long)(n))&0x01)<<31)
2667#define SDR0_XCR_PAE_DECODE(n) ((((unsigned long)(n))>>31)&0x01)
2668#define SDR0_XCR_PHCE_MASK 0x40000000
2669#define SDR0_XCR_PHCE_DISABLE 0x00000000
2670#define SDR0_XCR_PHCE_ENABLE 0x40000000
2671#define SDR0_XCR_PHCE_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
2672#define SDR0_XCR_PHCE_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
2673#define SDR0_XCR_PISE_MASK 0x20000000
2674#define SDR0_XCR_PISE_DISABLE 0x00000000
2675#define SDR0_XCR_PISE_ENABLE 0x20000000
2676#define SDR0_XCR_PISE_ENCODE(n) ((((unsigned long)(n))&0x01)<<29)
2677#define SDR0_XCR_PISE_DECODE(n) ((((unsigned long)(n))>>29)&0x01)
2678#define SDR0_XCR_PCWE_MASK 0x10000000
2679#define SDR0_XCR_PCWE_DISABLE 0x00000000
2680#define SDR0_XCR_PCWE_ENABLE 0x10000000
2681#define SDR0_XCR_PCWE_ENCODE(n) ((((unsigned long)(n))&0x01)<<28)
2682#define SDR0_XCR_PCWE_DECODE(n) ((((unsigned long)(n))>>28)&0x01)
2683#define SDR0_XCR_PPIM_MASK 0x0F000000
2684#define SDR0_XCR_PPIM_ENCODE(n) ((((unsigned long)(n))&0x0F)<<24)
2685#define SDR0_XCR_PPIM_DECODE(n) ((((unsigned long)(n))>>24)&0x0F)
2686#define SDR0_XCR_PR64E_MASK 0x00800000
2687#define SDR0_XCR_PR64E_DISABLE 0x00000000
2688#define SDR0_XCR_PR64E_ENABLE 0x00800000
2689#define SDR0_XCR_PR64E_ENCODE(n) ((((unsigned long)(n))&0x01)<<23)
2690#define SDR0_XCR_PR64E_DECODE(n) ((((unsigned long)(n))>>23)&0x01)
2691#define SDR0_XCR_PXFS_MASK 0x00600000
2692#define SDR0_XCR_PXFS_HIGH 0x00000000
2693#define SDR0_XCR_PXFS_MED 0x00200000
2694#define SDR0_XCR_PXFS_LOW 0x00400000
2695#define SDR0_XCR_PXFS_ENCODE(n) ((((unsigned long)(n))&0x03)<<21)
2696#define SDR0_XCR_PXFS_DECODE(n) ((((unsigned long)(n))>>21)&0x03)
2697#define SDR0_XCR_PDM_MASK 0x00000040
2698#define SDR0_XCR_PDM_MULTIPOINT 0x00000000
2699#define SDR0_XCR_PDM_P2P 0x00000040
2700#define SDR0_XCR_PDM_ENCODE(n) ((((unsigned long)(n))&0x01)<<19)
2701#define SDR0_XCR_PDM_DECODE(n) ((((unsigned long)(n))>>19)&0x01)
wdenk0e6d7982004-03-14 00:07:33 +00002702
2703#define SDR0_PFC0_UART1_DSR_CTS_EN_MASK 0x00030000
wdenk63153492005-04-03 20:55:38 +00002704#define SDR0_PFC0_GEIE_MASK 0x00003E00
2705#define SDR0_PFC0_GEIE_TRE 0x00003E00
2706#define SDR0_PFC0_GEIE_NOTRE 0x00000000
2707#define SDR0_PFC0_TRE_MASK 0x00000100
2708#define SDR0_PFC0_TRE_DISABLE 0x00000000
2709#define SDR0_PFC0_TRE_ENABLE 0x00000100
2710#define SDR0_PFC0_TRE_ENCODE(n) ((((unsigned long)(n))&0x01)<<8)
2711#define SDR0_PFC0_TRE_DECODE(n) ((((unsigned long)(n))>>8)&0x01)
wdenk0e6d7982004-03-14 00:07:33 +00002712
wdenk63153492005-04-03 20:55:38 +00002713#define SDR0_PFC1_UART1_DSR_CTS_MASK 0x02000000
2714#define SDR0_PFC1_EPS_MASK 0x01C00000
2715#define SDR0_PFC1_EPS_GROUP0 0x00000000
2716#define SDR0_PFC1_EPS_GROUP1 0x00400000
2717#define SDR0_PFC1_EPS_GROUP2 0x00800000
2718#define SDR0_PFC1_EPS_GROUP3 0x00C00000
2719#define SDR0_PFC1_EPS_GROUP4 0x01000000
2720#define SDR0_PFC1_EPS_GROUP5 0x01400000
2721#define SDR0_PFC1_EPS_GROUP6 0x01800000
2722#define SDR0_PFC1_EPS_GROUP7 0x01C00000
2723#define SDR0_PFC1_EPS_ENCODE(n) ((((unsigned long)(n))&0x07)<<22)
2724#define SDR0_PFC1_EPS_DECODE(n) ((((unsigned long)(n))>>22)&0x07)
2725#define SDR0_PFC1_RMII_MASK 0x00200000
2726#define SDR0_PFC1_RMII_100MBIT 0x00000000
2727#define SDR0_PFC1_RMII_10MBIT 0x00200000
2728#define SDR0_PFC1_RMII_ENCODE(n) ((((unsigned long)(n))&0x01)<<21)
2729#define SDR0_PFC1_RMII_DECODE(n) ((((unsigned long)(n))>>21)&0x01)
2730#define SDR0_PFC1_CTEMS_MASK 0x00100000
2731#define SDR0_PFC1_CTEMS_EMS 0x00000000
2732#define SDR0_PFC1_CTEMS_CPUTRACE 0x00100000
wdenk0e6d7982004-03-14 00:07:33 +00002733
wdenk63153492005-04-03 20:55:38 +00002734#define SDR0_MFR_TAH0_MASK 0x80000000
2735#define SDR0_MFR_TAH0_ENABLE 0x00000000
2736#define SDR0_MFR_TAH0_DISABLE 0x80000000
2737#define SDR0_MFR_TAH1_MASK 0x40000000
2738#define SDR0_MFR_TAH1_ENABLE 0x00000000
2739#define SDR0_MFR_TAH1_DISABLE 0x40000000
2740#define SDR0_MFR_PCM_MASK 0x20000000
2741#define SDR0_MFR_PCM_PPC440GX 0x00000000
2742#define SDR0_MFR_PCM_PPC440GP 0x20000000
2743#define SDR0_MFR_ECS_MASK 0x10000000
2744#define SDR0_MFR_ECS_INTERNAL 0x10000000
2745
Stefan Roesec157d8e2005-08-01 16:41:48 +02002746#define SDR0_MFR_ETH0_CLK_SEL 0x08000000 /* Ethernet0 Clock Select */
2747#define SDR0_MFR_ETH1_CLK_SEL 0x04000000 /* Ethernet1 Clock Select */
2748#define SDR0_MFR_ZMII_MODE_MASK 0x03000000 /* ZMII Mode Mask */
2749#define SDR0_MFR_ZMII_MODE_MII 0x00000000 /* ZMII Mode MII */
2750#define SDR0_MFR_ZMII_MODE_SMII 0x01000000 /* ZMII Mode SMII */
2751#define SDR0_MFR_ZMII_MODE_RMII_10M 0x02000000 /* ZMII Mode RMII - 10 Mbs */
2752#define SDR0_MFR_ZMII_MODE_RMII_100M 0x03000000 /* ZMII Mode RMII - 100 Mbs */
2753#define SDR0_MFR_ZMII_MODE_BIT0 0x02000000 /* ZMII Mode Bit0 */
2754#define SDR0_MFR_ZMII_MODE_BIT1 0x01000000 /* ZMII Mode Bit1 */
2755#define SDR0_MFR_ERRATA3_EN0 0x00800000
2756#define SDR0_MFR_ERRATA3_EN1 0x00400000
Stefan Roese887e2ec2006-09-07 11:51:23 +02002757#if defined(CONFIG_440GX) /* test-only: only 440GX or 440SPE??? */
Stefan Roesec157d8e2005-08-01 16:41:48 +02002758#define SDR0_MFR_PKT_REJ_MASK 0x00300000 /* Pkt Rej. Enable Mask */
2759#define SDR0_MFR_PKT_REJ_EN 0x00300000 /* Pkt Rej. Enable on both EMAC3 0-1 */
2760#define SDR0_MFR_PKT_REJ_EN0 0x00200000 /* Pkt Rej. Enable on EMAC3(0) */
2761#define SDR0_MFR_PKT_REJ_EN1 0x00100000 /* Pkt Rej. Enable on EMAC3(1) */
2762#define SDR0_MFR_PKT_REJ_POL 0x00080000 /* Packet Reject Polarity */
Stefan Roese887e2ec2006-09-07 11:51:23 +02002763#endif
2764
2765#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
2766#define SDR0_PFC1_EPS_ENCODE(n) ((((unsigned long)(n))&0x07)<<22)
2767#define SDR0_PFC1_EPS_DECODE(n) ((((unsigned long)(n))>>22)&0x07)
2768#define SDR0_PFC2_EPS_ENCODE(n) ((((unsigned long)(n))&0x07)<<29)
2769#define SDR0_PFC2_EPS_DECODE(n) ((((unsigned long)(n))>>29)&0x07)
2770#endif
2771
2772#define SDR0_MFR_ECS_MASK 0x10000000
2773#define SDR0_MFR_ECS_INTERNAL 0x10000000
2774
2775#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
2776#define SDR0_SRST0 0x200
2777#define SDR0_SRST0_BGO 0x80000000 /* PLB to OPB bridge */
2778#define SDR0_SRST0_PLB4 0x40000000 /* PLB4 arbiter */
2779#define SDR0_SRST0_EBC 0x20000000 /* External bus controller */
2780#define SDR0_SRST0_OPB 0x10000000 /* OPB arbiter */
2781#define SDR0_SRST0_UART0 0x08000000 /* Universal asynchronous receiver/transmitter 0 */
2782#define SDR0_SRST0_UART1 0x04000000 /* Universal asynchronous receiver/transmitter 1 */
2783#define SDR0_SRST0_IIC0 0x02000000 /* Inter integrated circuit 0 */
2784#define SDR0_SRST0_USB2H 0x01000000 /* USB2.0 Host */
2785#define SDR0_SRST0_GPIO 0x00800000 /* General purpose I/O */
2786#define SDR0_SRST0_GPT 0x00400000 /* General purpose timer */
2787#define SDR0_SRST0_DMC 0x00200000 /* DDR SDRAM memory controller */
2788#define SDR0_SRST0_PCI 0x00100000 /* PCI */
2789#define SDR0_SRST0_EMAC0 0x00080000 /* Ethernet media access controller 0 */
2790#define SDR0_SRST0_EMAC1 0x00040000 /* Ethernet media access controller 1 */
2791#define SDR0_SRST0_CPM0 0x00020000 /* Clock and power management */
2792#define SDR0_SRST0_ZMII 0x00010000 /* ZMII bridge */
2793#define SDR0_SRST0_UIC0 0x00008000 /* Universal interrupt controller 0 */
2794#define SDR0_SRST0_UIC1 0x00004000 /* Universal interrupt controller 1 */
2795#define SDR0_SRST0_IIC1 0x00002000 /* Inter integrated circuit 1 */
2796#define SDR0_SRST0_SCP 0x00001000 /* Serial communications port */
2797#define SDR0_SRST0_BGI 0x00000800 /* OPB to PLB bridge */
2798#define SDR0_SRST0_DMA 0x00000400 /* Direct memory access controller */
2799#define SDR0_SRST0_DMAC 0x00000200 /* DMA channel */
2800#define SDR0_SRST0_MAL 0x00000100 /* Media access layer */
2801#define SDR0_SRST0_USB2D 0x00000080 /* USB2.0 device */
2802#define SDR0_SRST0_GPTR 0x00000040 /* General purpose timer */
2803#define SDR0_SRST0_P4P3 0x00000010 /* PLB4 to PLB3 bridge */
2804#define SDR0_SRST0_P3P4 0x00000008 /* PLB3 to PLB4 bridge */
2805#define SDR0_SRST0_PLB3 0x00000004 /* PLB3 arbiter */
2806#define SDR0_SRST0_UART2 0x00000002 /* Universal asynchronous receiver/transmitter 2 */
2807#define SDR0_SRST0_UART3 0x00000001 /* Universal asynchronous receiver/transmitter 3 */
2808
2809#define SDR0_SRST1 0x201
2810#define SDR0_SRST1_NDFC 0x80000000 /* Nand flash controller */
2811#define SDR0_SRST1_OPBA1 0x40000000 /* OPB Arbiter attached to PLB4 */
2812#define SDR0_SRST1_P4OPB0 0x20000000 /* PLB4 to OPB Bridge0 */
2813#define SDR0_SRST1_PLB42OPB0 SDR0_SRST1_P4OPB0
2814#define SDR0_SRST1_DMA4 0x10000000 /* DMA to PLB4 */
2815#define SDR0_SRST1_DMA4CH 0x08000000 /* DMA Channel to PLB4 */
2816#define SDR0_SRST1_OPBA2 0x04000000 /* OPB Arbiter attached to PLB4 USB 2.0 Host */
2817#define SDR0_SRST1_OPB2PLB40 0x02000000 /* OPB to PLB4 Bridge attached to USB 2.0 Host */
2818#define SDR0_SRST1_PLB42OPB1 0x01000000 /* PLB4 to OPB Bridge attached to USB 2.0 Host */
2819#define SDR0_SRST1_CPM1 0x00800000 /* Clock and Power management 1 */
2820#define SDR0_SRST1_UIC2 0x00400000 /* Universal Interrupt Controller 2 */
2821#define SDR0_SRST1_CRYP0 0x00200000 /* Security Engine */
2822#define SDR0_SRST1_USB20PHY 0x00100000 /* USB 2.0 Phy */
2823#define SDR0_SRST1_USB2HUTMI 0x00080000 /* USB 2.0 Host UTMI Interface */
2824#define SDR0_SRST1_USB2HPHY 0x00040000 /* USB 2.0 Host Phy Interface */
2825#define SDR0_SRST1_SRAM0 0x00020000 /* Internal SRAM Controller */
2826#define SDR0_SRST1_RGMII0 0x00010000 /* RGMII Bridge */
2827#define SDR0_SRST1_ETHPLL 0x00008000 /* Ethernet PLL */
2828#define SDR0_SRST1_FPU 0x00004000 /* Floating Point Unit */
2829#define SDR0_SRST1_KASU0 0x00002000 /* Kasumi Engine */
2830
2831#else
Stefan Roesec157d8e2005-08-01 16:41:48 +02002832
wdenk63153492005-04-03 20:55:38 +00002833#define SDR0_SRST_BGO 0x80000000
2834#define SDR0_SRST_PLB 0x40000000
2835#define SDR0_SRST_EBC 0x20000000
2836#define SDR0_SRST_OPB 0x10000000
2837#define SDR0_SRST_UART0 0x08000000
2838#define SDR0_SRST_UART1 0x04000000
2839#define SDR0_SRST_IIC0 0x02000000
2840#define SDR0_SRST_IIC1 0x01000000
2841#define SDR0_SRST_GPIO 0x00800000
2842#define SDR0_SRST_GPT 0x00400000
2843#define SDR0_SRST_DMC 0x00200000
2844#define SDR0_SRST_PCI 0x00100000
2845#define SDR0_SRST_EMAC0 0x00080000
2846#define SDR0_SRST_EMAC1 0x00040000
2847#define SDR0_SRST_CPM 0x00020000
2848#define SDR0_SRST_IMU 0x00010000
2849#define SDR0_SRST_UIC01 0x00008000
2850#define SDR0_SRST_UICB2 0x00004000
2851#define SDR0_SRST_SRAM 0x00002000
2852#define SDR0_SRST_EBM 0x00001000
2853#define SDR0_SRST_BGI 0x00000800
2854#define SDR0_SRST_DMA 0x00000400
2855#define SDR0_SRST_DMAC 0x00000200
2856#define SDR0_SRST_MAL 0x00000100
2857#define SDR0_SRST_ZMII 0x00000080
2858#define SDR0_SRST_GPTR 0x00000040
2859#define SDR0_SRST_PPM 0x00000020
2860#define SDR0_SRST_EMAC2 0x00000010
2861#define SDR0_SRST_EMAC3 0x00000008
2862#define SDR0_SRST_RGMII 0x00000001
wdenk0e6d7982004-03-14 00:07:33 +00002863
Stefan Roese887e2ec2006-09-07 11:51:23 +02002864#endif
2865
wdenk0e6d7982004-03-14 00:07:33 +00002866/*-----------------------------------------------------------------------------+
wdenkc00b5f82002-11-03 11:12:02 +00002867| Clocking
2868+-----------------------------------------------------------------------------*/
Stefan Roese887e2ec2006-09-07 11:51:23 +02002869#if !defined (CONFIG_440GX) && \
2870 !defined(CONFIG_440EP) && !defined(CONFIG_440GR) && \
2871 !defined(CONFIG_440EPX) && !defined(CONFIG_440GRX) && \
2872 !defined(CONFIG_440SP) && !defined(CONFIG_440SPE)
wdenkba56f622004-02-06 23:19:44 +00002873#define PLLSYS0_TUNE_MASK 0xffc00000 /* PLL TUNE bits */
2874#define PLLSYS0_FB_DIV_MASK 0x003c0000 /* Feedback divisor */
2875#define PLLSYS0_FWD_DIV_A_MASK 0x00038000 /* Forward divisor A */
2876#define PLLSYS0_FWD_DIV_B_MASK 0x00007000 /* Forward divisor B */
2877#define PLLSYS0_OPB_DIV_MASK 0x00000c00 /* OPB divisor */
2878#define PLLSYS0_EPB_DIV_MASK 0x00000300 /* EPB divisor */
2879#define PLLSYS0_EXTSL_MASK 0x00000080 /* PerClk feedback path */
2880#define PLLSYS0_RW_MASK 0x00000060 /* ROM width */
2881#define PLLSYS0_RL_MASK 0x00000010 /* ROM location */
2882#define PLLSYS0_ZMII_SEL_MASK 0x0000000c /* ZMII selection */
2883#define PLLSYS0_BYPASS_MASK 0x00000002 /* Bypass PLL */
2884#define PLLSYS0_NTO1_MASK 0x00000001 /* CPU:PLB N-to-1 ratio */
wdenkc00b5f82002-11-03 11:12:02 +00002885
wdenkba56f622004-02-06 23:19:44 +00002886#define PLL_VCO_FREQ_MIN 500 /* Min VCO freq (MHz) */
2887#define PLL_VCO_FREQ_MAX 1000 /* Max VCO freq (MHz) */
2888#define PLL_CPU_FREQ_MAX 400 /* Max CPU freq (MHz) */
2889#define PLL_PLB_FREQ_MAX 133 /* Max PLB freq (MHz) */
Stefan Roese846b0dd2005-08-08 12:42:22 +02002890#else /* !CONFIG_440GX or CONFIG_440EP or CONFIG_440GR */
wdenkba56f622004-02-06 23:19:44 +00002891#define PLLSYS0_ENG_MASK 0x80000000 /* 0 = SysClk, 1 = PLL VCO */
2892#define PLLSYS0_SRC_MASK 0x40000000 /* 0 = PLL A, 1 = PLL B */
2893#define PLLSYS0_SEL_MASK 0x38000000 /* 0 = PLL, 1 = CPU, 5 = PerClk */
2894#define PLLSYS0_TUNE_MASK 0x07fe0000 /* PLL Tune bits */
2895#define PLLSYS0_FB_DIV_MASK 0x0001f000 /* Feedback divisor */
2896#define PLLSYS0_FWD_DIV_A_MASK 0x00000f00 /* Fwd Div A */
2897#define PLLSYS0_FWD_DIV_B_MASK 0x000000e0 /* Fwd Div B */
2898#define PLLSYS0_PRI_DIV_B_MASK 0x0000001c /* PLL Primary Divisor B */
2899#define PLLSYS0_OPB_DIV_MASK 0x00000003 /* OPB Divisor */
2900
Stefan Roesec157d8e2005-08-01 16:41:48 +02002901#define PLLC_ENG_MASK 0x20000000 /* PLL primary forward divisor source */
2902#define PLLC_SRC_MASK 0x20000000 /* PLL feedback source */
2903#define PLLD_FBDV_MASK 0x1f000000 /* PLL Feedback Divisor */
2904#define PLLD_FWDVA_MASK 0x000f0000 /* PLL Forward Divisor A */
2905#define PLLD_FWDVB_MASK 0x00000700 /* PLL Forward Divisor B */
2906#define PLLD_LFBDV_MASK 0x0000003f /* PLL Local Feedback Divisor */
2907
2908#define OPBDDV_MASK 0x03000000 /* OPB Clock Divisor Register */
2909#define PERDV_MASK 0x07000000 /* Periferal Clock Divisor */
2910#define PRADV_MASK 0x07000000 /* Primary Divisor A */
2911#define PRBDV_MASK 0x07000000 /* Primary Divisor B */
2912#define SPCID_MASK 0x03000000 /* Sync PCI Divisor */
2913
wdenkba56f622004-02-06 23:19:44 +00002914#define PLL_VCO_FREQ_MIN 500 /* Min VCO freq (MHz) */
2915#define PLL_VCO_FREQ_MAX 1000 /* Max VCO freq (MHz) */
2916#define PLL_CPU_FREQ_MAX 400 /* Max CPU freq (MHz) */
2917#define PLL_PLB_FREQ_MAX 133 /* Max PLB freq (MHz) */
2918
2919/* Strap 1 Register */
2920#define PLLSYS1_LF_DIV_MASK 0xfc000000 /* PLL Local Feedback Divisor */
2921#define PLLSYS1_PERCLK_DIV_MASK 0x03000000 /* Peripheral Clk Divisor */
2922#define PLLSYS1_MAL_DIV_MASK 0x00c00000 /* MAL Clk Divisor */
2923#define PLLSYS1_RW_MASK 0x00300000 /* ROM width */
2924#define PLLSYS1_EAR_MASK 0x00080000 /* ERAP Addres reset vector */
2925#define PLLSYS1_PAE_MASK 0x00040000 /* PCI arbitor enable */
2926#define PLLSYS1_PCHE_MASK 0x00020000 /* PCI host config enable */
2927#define PLLSYS1_PISE_MASK 0x00010000 /* PCI init seq. enable */
2928#define PLLSYS1_PCWE_MASK 0x00008000 /* PCI local cpu wait enable */
2929#define PLLSYS1_PPIM_MASK 0x00007800 /* PCI inbound map */
2930#define PLLSYS1_PR64E_MASK 0x00000400 /* PCI init Req64 enable */
2931#define PLLSYS1_PXFS_MASK 0x00000300 /* PCI-X Freq Sel */
2932#define PLLSYS1_RSVD_MASK 0x00000080 /* RSVD */
2933#define PLLSYS1_PDM_MASK 0x00000040 /* PCI-X Driver Mode */
2934#define PLLSYS1_EPS_MASK 0x00000038 /* Ethernet Pin Select */
2935#define PLLSYS1_RMII_MASK 0x00000004 /* RMII Mode */
2936#define PLLSYS1_TRE_MASK 0x00000002 /* GPIO Trace Enable */
2937#define PLLSYS1_NTO1_MASK 0x00000001 /* CPU:PLB N-to-1 ratio */
Stefan Roese846b0dd2005-08-08 12:42:22 +02002938#endif /* CONFIG_440GX */
wdenkc00b5f82002-11-03 11:12:02 +00002939
Stefan Roese887e2ec2006-09-07 11:51:23 +02002940#if defined (CONFIG_440EPX) || defined (CONFIG_440GRX)
2941/*--------------------------------------*/
2942#define CPR0_PLLC 0x40
2943#define CPR0_PLLC_RST_MASK 0x80000000
2944#define CPR0_PLLC_RST_PLLLOCKED 0x00000000
2945#define CPR0_PLLC_RST_PLLRESET 0x80000000
2946#define CPR0_PLLC_ENG_MASK 0x40000000
2947#define CPR0_PLLC_ENG_DISABLE 0x00000000
2948#define CPR0_PLLC_ENG_ENABLE 0x40000000
2949#define CPR0_PLLC_ENG_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
2950#define CPR0_PLLC_ENG_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
2951#define CPR0_PLLC_SRC_MASK 0x20000000
2952#define CPR0_PLLC_SRC_PLLOUTA 0x00000000
2953#define CPR0_PLLC_SRC_PLLOUTB 0x20000000
2954#define CPR0_PLLC_SRC_ENCODE(n) ((((unsigned long)(n))&0x01)<<29)
2955#define CPR0_PLLC_SRC_DECODE(n) ((((unsigned long)(n))>>29)&0x01)
2956#define CPR0_PLLC_SEL_MASK 0x07000000
2957#define CPR0_PLLC_SEL_PLL 0x00000000
2958#define CPR0_PLLC_SEL_CPU 0x01000000
2959#define CPR0_PLLC_SEL_PER 0x05000000
2960#define CPR0_PLLC_SEL_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
2961#define CPR0_PLLC_SEL_DECODE(n) ((((unsigned long)(n))>>24)&0x07)
2962#define CPR0_PLLC_TUNE_MASK 0x000003FF
2963#define CPR0_PLLC_TUNE_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<0)
2964#define CPR0_PLLC_TUNE_DECODE(n) ((((unsigned long)(n))>>0)&0x3FF)
2965/*--------------------------------------*/
2966#define CPR0_PLLD 0x60
2967#define CPR0_PLLD_FBDV_MASK 0x1F000000
2968#define CPR0_PLLD_FBDV_ENCODE(n) ((((unsigned long)(n))&0x1F)<<24)
2969#define CPR0_PLLD_FBDV_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x1F)+1)
2970#define CPR0_PLLD_FWDVA_MASK 0x000F0000
2971#define CPR0_PLLD_FWDVA_ENCODE(n) ((((unsigned long)(n))&0x0F)<<16)
2972#define CPR0_PLLD_FWDVA_DECODE(n) ((((((unsigned long)(n))>>16)-1)&0x0F)+1)
2973#define CPR0_PLLD_FWDVB_MASK 0x00000700
2974#define CPR0_PLLD_FWDVB_ENCODE(n) ((((unsigned long)(n))&0x07)<<8)
2975#define CPR0_PLLD_FWDVB_DECODE(n) ((((((unsigned long)(n))>>8)-1)&0x07)+1)
2976#define CPR0_PLLD_LFBDV_MASK 0x0000003F
2977#define CPR0_PLLD_LFBDV_ENCODE(n) ((((unsigned long)(n))&0x3F)<<0)
2978#define CPR0_PLLD_LFBDV_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0x3F)+1)
2979/*--------------------------------------*/
2980#define CPR0_PRIMAD 0x80
2981#define CPR0_PRIMAD_PRADV0_MASK 0x07000000
2982#define CPR0_PRIMAD_PRADV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
2983#define CPR0_PRIMAD_PRADV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x07)+1)
2984/*--------------------------------------*/
2985#define CPR0_PRIMBD 0xA0
2986#define CPR0_PRIMBD_PRBDV0_MASK 0x07000000
2987#define CPR0_PRIMBD_PRBDV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
2988#define CPR0_PRIMBD_PRBDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x07)+1)
2989/*--------------------------------------*/
2990#if 0
2991#define CPR0_CPM0_ER 0xB0 /* CPM Enable Register */
2992#define CPR0_CPM0_FR 0xB1 /* CPM Force Register */
2993#define CPR0_CPM0_SR 0xB2 /* CPM Status Register */
2994#define CPR0_CPM0_IIC0 0x80000000 /* Inter-Intergrated Circuit0 */
2995#define CPR0_CPM0_IIC1 0x40000000 /* Inter-Intergrated Circuit1 */
2996#define CPR0_CPM0_PCI 0x20000000 /* Peripheral Component Interconnect */
2997#define CPR0_CPM0_USB1H 0x08000000 /* USB1.1 Host */
2998#define CPR0_CPM0_FPU 0x04000000 /* PPC440 FPU */
2999#define CPR0_CPM0_CPU 0x02000000 /* PPC440x5 Processor Core */
3000#define CPR0_CPM0_DMA 0x01000000 /* Direct Memory Access Controller */
3001#define CPR0_CPM0_BGO 0x00800000 /* PLB to OPB Bridge */
3002#define CPR0_CPM0_BGI 0x00400000 /* OPB to PLB Bridge */
3003#define CPR0_CPM0_EBC 0x00200000 /* External Bus Controller */
3004#define CPR0_CPM0_NDFC 0x00100000 /* Nand Flash Controller */
3005#define CPR0_CPM0_MADMAL 0x00080000 /* DDR SDRAM Controller or MADMAL ??? */
3006#define CPR0_CPM0_DMC 0x00080000 /* DDR SDRAM Controller or MADMAL ??? */
3007#define CPR0_CPM0_PLB4 0x00040000 /* PLB4 Arbiter */
3008#define CPR0_CPM0_PLB4x3x 0x00020000 /* PLB4 to PLB3 */
3009#define CPR0_CPM0_PLB3x4x 0x00010000 /* PLB3 to PLB4 */
3010#define CPR0_CPM0_PLB3 0x00008000 /* PLB3 Arbiter */
3011#define CPR0_CPM0_PPM 0x00002000 /* PLB Performance Monitor */
3012#define CPR0_CPM0_UIC1 0x00001000 /* Universal Interrupt Controller 1 */
3013#define CPR0_CPM0_GPIO 0x00000800 /* General Purpose IO */
3014#define CPR0_CPM0_GPT 0x00000400 /* General Purpose Timer */
3015#define CPR0_CPM0_UART0 0x00000200 /* Universal Asynchronous Rcver/Xmitter 0 */
3016#define CPR0_CPM0_UART1 0x00000100 /* Universal Asynchronous Rcver/Xmitter 1 */
3017#define CPR0_CPM0_UIC0 0x00000080 /* Universal Interrupt Controller 0 */
3018#define CPR0_CPM0_TMRCLK 0x00000040 /* CPU Timer */
3019#define CPR0_CPM0_EMC0 0x00000020 /* Ethernet 0 */
3020#define CPR0_CPM0_EMC1 0x00000010 /* Ethernet 1 */
3021#define CPR0_CPM0_UART2 0x00000008 /* Universal Asynchronous Rcver/Xmitter 2 */
3022#define CPR0_CPM0_UART3 0x00000004 /* Universal Asynchronous Rcver/Xmitter 3 */
3023#define CPR0_CPM0_USB2D 0x00000002 /* USB2.0 Device */
3024#define CPR0_CPM0_USB2H 0x00000001 /* USB2.0 Host */
3025#endif
3026/*--------------------------------------*/
3027#define CPR0_OPBD 0xC0
3028#define CPR0_OPBD_OPBDV0_MASK 0x03000000
3029#define CPR0_OPBD_OPBDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
3030#define CPR0_OPBD_OPBDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
3031/*--------------------------------------*/
3032#define CPR0_PERD 0xE0
3033#define CPR0_PERD_PERDV0_MASK 0x07000000
3034#define CPR0_PERD_PERDV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
3035#define CPR0_PERD_PERDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x07)+1)
3036/*--------------------------------------*/
3037#define CPR0_MALD 0x100
3038#define CPR0_MALD_MALDV0_MASK 0x03000000
3039#define CPR0_MALD_MALDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
3040#define CPR0_MALD_MALDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
3041/*--------------------------------------*/
3042#define CPR0_SPCID 0x120
3043#define CPR0_SPCID_SPCIDV0_MASK 0x03000000
3044#define CPR0_SPCID_SPCIDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
3045#define CPR0_SPCID_SPCIDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
3046/*--------------------------------------*/
3047#define CPR0_ICFG 0x140
3048#define CPR0_ICFG_RLI_MASK 0x80000000
3049#define CPR0_ICFG_RLI_RESETCPR 0x00000000
3050#define CPR0_ICFG_RLI_PRESERVECPR 0x80000000
3051#define CPR0_ICFG_ICS_MASK 0x00000007
3052#endif /* defined (CONFIG_440EPX) || defined (CONFIG_440GRX) */
3053
wdenkc00b5f82002-11-03 11:12:02 +00003054/*-----------------------------------------------------------------------------
3055| IIC Register Offsets
3056'----------------------------------------------------------------------------*/
wdenk63153492005-04-03 20:55:38 +00003057#define IICMDBUF 0x00
3058#define IICSDBUF 0x02
3059#define IICLMADR 0x04
3060#define IICHMADR 0x05
3061#define IICCNTL 0x06
3062#define IICMDCNTL 0x07
3063#define IICSTS 0x08
3064#define IICEXTSTS 0x09
3065#define IICLSADR 0x0A
3066#define IICHSADR 0x0B
3067#define IICCLKDIV 0x0C
3068#define IICINTRMSK 0x0D
3069#define IICXFRCNT 0x0E
3070#define IICXTCNTLSS 0x0F
3071#define IICDIRECTCNTL 0x10
wdenkc00b5f82002-11-03 11:12:02 +00003072
3073/*-----------------------------------------------------------------------------
3074| UART Register Offsets
3075'----------------------------------------------------------------------------*/
wdenk63153492005-04-03 20:55:38 +00003076#define DATA_REG 0x00
3077#define DL_LSB 0x00
3078#define DL_MSB 0x01
3079#define INT_ENABLE 0x01
3080#define FIFO_CONTROL 0x02
3081#define LINE_CONTROL 0x03
3082#define MODEM_CONTROL 0x04
3083#define LINE_STATUS 0x05
3084#define MODEM_STATUS 0x06
3085#define SCRATCH 0x07
wdenkc00b5f82002-11-03 11:12:02 +00003086
3087/*-----------------------------------------------------------------------------
3088| PCI Internal Registers et. al. (accessed via plb)
3089+----------------------------------------------------------------------------*/
wdenk0e6d7982004-03-14 00:07:33 +00003090#define PCIX0_CFGADR (CFG_PCI_BASE + 0x0ec00000)
3091#define PCIX0_CFGDATA (CFG_PCI_BASE + 0x0ec00004)
3092#define PCIX0_CFGBASE (CFG_PCI_BASE + 0x0ec80000)
3093#define PCIX0_IOBASE (CFG_PCI_BASE + 0x08000000)
wdenkc00b5f82002-11-03 11:12:02 +00003094
Stefan Roese887e2ec2006-09-07 11:51:23 +02003095#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
3096 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Stefan Roesec157d8e2005-08-01 16:41:48 +02003097
3098/* PCI Local Configuration Registers
3099 --------------------------------- */
3100#define PCI_MMIO_LCR_BASE (CFG_PCI_BASE + 0x0f400000) /* Real => 0x0EF400000 */
3101
3102/* PCI Master Local Configuration Registers */
3103#define PCIX0_PMM0LA (PCI_MMIO_LCR_BASE + 0x00) /* PMM0 Local Address */
3104#define PCIX0_PMM0MA (PCI_MMIO_LCR_BASE + 0x04) /* PMM0 Mask/Attribute */
3105#define PCIX0_PMM0PCILA (PCI_MMIO_LCR_BASE + 0x08) /* PMM0 PCI Low Address */
3106#define PCIX0_PMM0PCIHA (PCI_MMIO_LCR_BASE + 0x0C) /* PMM0 PCI High Address */
3107#define PCIX0_PMM1LA (PCI_MMIO_LCR_BASE + 0x10) /* PMM1 Local Address */
3108#define PCIX0_PMM1MA (PCI_MMIO_LCR_BASE + 0x14) /* PMM1 Mask/Attribute */
3109#define PCIX0_PMM1PCILA (PCI_MMIO_LCR_BASE + 0x18) /* PMM1 PCI Low Address */
3110#define PCIX0_PMM1PCIHA (PCI_MMIO_LCR_BASE + 0x1C) /* PMM1 PCI High Address */
3111#define PCIX0_PMM2LA (PCI_MMIO_LCR_BASE + 0x20) /* PMM2 Local Address */
3112#define PCIX0_PMM2MA (PCI_MMIO_LCR_BASE + 0x24) /* PMM2 Mask/Attribute */
3113#define PCIX0_PMM2PCILA (PCI_MMIO_LCR_BASE + 0x28) /* PMM2 PCI Low Address */
3114#define PCIX0_PMM2PCIHA (PCI_MMIO_LCR_BASE + 0x2C) /* PMM2 PCI High Address */
3115
3116/* PCI Target Local Configuration Registers */
3117#define PCIX0_PTM1MS (PCI_MMIO_LCR_BASE + 0x30) /* PTM1 Memory Size/Attribute */
3118#define PCIX0_PTM1LA (PCI_MMIO_LCR_BASE + 0x34) /* PTM1 Local Addr. Reg */
3119#define PCIX0_PTM2MS (PCI_MMIO_LCR_BASE + 0x38) /* PTM2 Memory Size/Attribute */
3120#define PCIX0_PTM2LA (PCI_MMIO_LCR_BASE + 0x3C) /* PTM2 Local Addr. Reg */
3121
3122#else
3123
wdenk0e6d7982004-03-14 00:07:33 +00003124#define PCIX0_VENDID (PCIX0_CFGBASE + PCI_VENDOR_ID )
3125#define PCIX0_DEVID (PCIX0_CFGBASE + PCI_DEVICE_ID )
3126#define PCIX0_CMD (PCIX0_CFGBASE + PCI_COMMAND )
3127#define PCIX0_STATUS (PCIX0_CFGBASE + PCI_STATUS )
3128#define PCIX0_REVID (PCIX0_CFGBASE + PCI_REVISION_ID )
3129#define PCIX0_CLS (PCIX0_CFGBASE + PCI_CLASS_CODE)
3130#define PCIX0_CACHELS (PCIX0_CFGBASE + PCI_CACHE_LINE_SIZE )
3131#define PCIX0_LATTIM (PCIX0_CFGBASE + PCI_LATENCY_TIMER )
3132#define PCIX0_HDTYPE (PCIX0_CFGBASE + PCI_HEADER_TYPE )
3133#define PCIX0_BIST (PCIX0_CFGBASE + PCI_BIST )
3134#define PCIX0_BAR0 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_0 )
3135#define PCIX0_BAR1 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_1 )
3136#define PCIX0_BAR2 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_2 )
3137#define PCIX0_BAR3 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_3 )
3138#define PCIX0_BAR4 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_4 )
3139#define PCIX0_BAR5 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_5 )
3140#define PCIX0_CISPTR (PCIX0_CFGBASE + PCI_CARDBUS_CIS )
3141#define PCIX0_SBSYSVID (PCIX0_CFGBASE + PCI_SUBSYSTEM_VENDOR_ID )
3142#define PCIX0_SBSYSID (PCIX0_CFGBASE + PCI_SUBSYSTEM_ID )
3143#define PCIX0_EROMBA (PCIX0_CFGBASE + PCI_ROM_ADDRESS )
3144#define PCIX0_CAP (PCIX0_CFGBASE + PCI_CAPABILITY_LIST )
3145#define PCIX0_RES0 (PCIX0_CFGBASE + 0x0035 )
3146#define PCIX0_RES1 (PCIX0_CFGBASE + 0x0036 )
3147#define PCIX0_RES2 (PCIX0_CFGBASE + 0x0038 )
3148#define PCIX0_INTLN (PCIX0_CFGBASE + PCI_INTERRUPT_LINE )
3149#define PCIX0_INTPN (PCIX0_CFGBASE + PCI_INTERRUPT_PIN )
3150#define PCIX0_MINGNT (PCIX0_CFGBASE + PCI_MIN_GNT )
3151#define PCIX0_MAXLTNCY (PCIX0_CFGBASE + PCI_MAX_LAT )
wdenkc00b5f82002-11-03 11:12:02 +00003152
wdenk63153492005-04-03 20:55:38 +00003153#define PCIX0_BRDGOPT1 (PCIX0_CFGBASE + 0x0040)
3154#define PCIX0_BRDGOPT2 (PCIX0_CFGBASE + 0x0044)
wdenkc00b5f82002-11-03 11:12:02 +00003155
wdenk0e6d7982004-03-14 00:07:33 +00003156#define PCIX0_POM0LAL (PCIX0_CFGBASE + 0x0068)
3157#define PCIX0_POM0LAH (PCIX0_CFGBASE + 0x006c)
3158#define PCIX0_POM0SA (PCIX0_CFGBASE + 0x0070)
wdenk63153492005-04-03 20:55:38 +00003159#define PCIX0_POM0PCIAL (PCIX0_CFGBASE + 0x0074)
3160#define PCIX0_POM0PCIAH (PCIX0_CFGBASE + 0x0078)
wdenk0e6d7982004-03-14 00:07:33 +00003161#define PCIX0_POM1LAL (PCIX0_CFGBASE + 0x007c)
3162#define PCIX0_POM1LAH (PCIX0_CFGBASE + 0x0080)
3163#define PCIX0_POM1SA (PCIX0_CFGBASE + 0x0084)
wdenk63153492005-04-03 20:55:38 +00003164#define PCIX0_POM1PCIAL (PCIX0_CFGBASE + 0x0088)
3165#define PCIX0_POM1PCIAH (PCIX0_CFGBASE + 0x008c)
wdenk0e6d7982004-03-14 00:07:33 +00003166#define PCIX0_POM2SA (PCIX0_CFGBASE + 0x0090)
wdenkc00b5f82002-11-03 11:12:02 +00003167
wdenk0e6d7982004-03-14 00:07:33 +00003168#define PCIX0_PIM0SA (PCIX0_CFGBASE + 0x0098)
3169#define PCIX0_PIM0LAL (PCIX0_CFGBASE + 0x009c)
3170#define PCIX0_PIM0LAH (PCIX0_CFGBASE + 0x00a0)
3171#define PCIX0_PIM1SA (PCIX0_CFGBASE + 0x00a4)
3172#define PCIX0_PIM1LAL (PCIX0_CFGBASE + 0x00a8)
3173#define PCIX0_PIM1LAH (PCIX0_CFGBASE + 0x00ac)
3174#define PCIX0_PIM2SA (PCIX0_CFGBASE + 0x00b0)
3175#define PCIX0_PIM2LAL (PCIX0_CFGBASE + 0x00b4)
3176#define PCIX0_PIM2LAH (PCIX0_CFGBASE + 0x00b8)
wdenkc00b5f82002-11-03 11:12:02 +00003177
wdenk0e6d7982004-03-14 00:07:33 +00003178#define PCIX0_STS (PCIX0_CFGBASE + 0x00e0)
wdenkc00b5f82002-11-03 11:12:02 +00003179
Stefan Roese846b0dd2005-08-08 12:42:22 +02003180#endif /* !defined(CONFIG_440EP) !defined(CONFIG_440GR) */
Stefan Roesec157d8e2005-08-01 16:41:48 +02003181
Stefan Roese887e2ec2006-09-07 11:51:23 +02003182#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
3183
3184/* USB2.0 Device */
3185#define USB2D0_BASE CFG_USB2D0_BASE
3186
3187#define USB2D0_INTRIN (USB2D0_BASE + 0x00000000)
3188
3189#define USB2D0_INTRIN (USB2D0_BASE + 0x00000000) /* Interrupt register for Endpoint 0 plus IN Endpoints 1 to 3 */
3190#define USB2D0_POWER (USB2D0_BASE + 0x00000000) /* Power management register */
3191#define USB2D0_FADDR (USB2D0_BASE + 0x00000000) /* Function address register */
3192#define USB2D0_INTRINE (USB2D0_BASE + 0x00000000) /* Interrupt enable register for USB2D0_INTRIN */
3193#define USB2D0_INTROUT (USB2D0_BASE + 0x00000000) /* Interrupt register for OUT Endpoints 1 to 3 */
3194#define USB2D0_INTRUSBE (USB2D0_BASE + 0x00000000) /* Interrupt enable register for USB2D0_INTRUSB */
3195#define USB2D0_INTRUSB (USB2D0_BASE + 0x00000000) /* Interrupt register for common USB interrupts */
3196#define USB2D0_INTROUTE (USB2D0_BASE + 0x00000000) /* Interrupt enable register for IntrOut */
3197#define USB2D0_TSTMODE (USB2D0_BASE + 0x00000000) /* Enables the USB 2.0 test modes */
3198#define USB2D0_INDEX (USB2D0_BASE + 0x00000000) /* Index register for selecting the Endpoint status/control registers */
3199#define USB2D0_FRAME (USB2D0_BASE + 0x00000000) /* Frame number */
3200#define USB2D0_INCSR0 (USB2D0_BASE + 0x00000000) /* Control Status register for Endpoint 0. (Index register set to select Endpoint 0) */
3201#define USB2D0_INCSR (USB2D0_BASE + 0x00000000) /* Control Status register for IN Endpoint. (Index register set to select Endpoints 13) */
3202#define USB2D0_INMAXP (USB2D0_BASE + 0x00000000) /* Maximum packet size for IN Endpoint. (Index register set to select Endpoints 13) */
3203#define USB2D0_OUTCSR (USB2D0_BASE + 0x00000000) /* Control Status register for OUT Endpoint. (Index register set to select Endpoints 13) */
3204#define USB2D0_OUTMAXP (USB2D0_BASE + 0x00000000) /* Maximum packet size for OUT Endpoint. (Index register set to select Endpoints 13) */
3205#define USB2D0_OUTCOUNT0 (USB2D0_BASE + 0x00000000) /* Number of received bytes in Endpoint 0 FIFO. (Index register set to select Endpoint 0) */
3206#define USB2D0_OUTCOUNT (USB2D0_BASE + 0x00000000) /* Number of bytes in OUT Endpoint FIFO. (Index register set to select Endpoints 13) */
3207#endif
3208
Stefan Roesec157d8e2005-08-01 16:41:48 +02003209/******************************************************************************
3210 * GPIO macro register defines
3211 ******************************************************************************/
Stefan Roesea4c8d132006-06-02 16:18:04 +02003212#define GPIO0 0
3213#define GPIO1 1
Stefan Roese5568e612005-11-22 13:20:42 +01003214
Stefan Roeseba58e4c2007-03-01 21:11:36 +01003215#if defined(CONFIG_440GP) || defined(CONFIG_440GX) || \
3216 defined(CONFIG_440SP) || defined(CONFIG_440SPE)
Stefan Roesea4c8d132006-06-02 16:18:04 +02003217#define GPIO0_BASE (CFG_PERIPHERAL_BASE+0x00000700)
3218
3219#define GPIO0_OR (GPIO0_BASE+0x0)
3220#define GPIO0_TCR (GPIO0_BASE+0x4)
3221#define GPIO0_ODR (GPIO0_BASE+0x18)
3222#define GPIO0_IR (GPIO0_BASE+0x1C)
Stefan Roese5568e612005-11-22 13:20:42 +01003223#endif /* CONFIG_440GP */
3224
Stefan Roese887e2ec2006-09-07 11:51:23 +02003225#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
3226 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Stefan Roesea4c8d132006-06-02 16:18:04 +02003227#define GPIO0_BASE (CFG_PERIPHERAL_BASE+0x00000B00)
3228#define GPIO1_BASE (CFG_PERIPHERAL_BASE+0x00000C00)
Stefan Roesec157d8e2005-08-01 16:41:48 +02003229
Stefan Roesea4c8d132006-06-02 16:18:04 +02003230/* Offsets */
3231#define GPIOx_OR 0x00 /* GPIO Output Register */
3232#define GPIOx_TCR 0x04 /* GPIO Three-State Control Register */
3233#define GPIOx_OSL 0x08 /* GPIO Output Select Register (Bits 0-31) */
3234#define GPIOx_OSH 0x0C /* GPIO Ouput Select Register (Bits 32-63) */
3235#define GPIOx_TSL 0x10 /* GPIO Three-State Select Register (Bits 0-31) */
3236#define GPIOx_TSH 0x14 /* GPIO Three-State Select Register (Bits 32-63) */
3237#define GPIOx_ODR 0x18 /* GPIO Open drain Register */
3238#define GPIOx_IR 0x1C /* GPIO Input Register */
3239#define GPIOx_RR1 0x20 /* GPIO Receive Register 1 */
3240#define GPIOx_RR2 0x24 /* GPIO Receive Register 2 */
3241#define GPIOx_RR3 0x28 /* GPIO Receive Register 3 */
3242#define GPIOx_IS1L 0x30 /* GPIO Input Select Register 1 (Bits 0-31) */
3243#define GPIOx_IS1H 0x34 /* GPIO Input Select Register 1 (Bits 32-63) */
3244#define GPIOx_IS2L 0x38 /* GPIO Input Select Register 2 (Bits 0-31) */
3245#define GPIOx_IS2H 0x3C /* GPIO Input Select Register 2 (Bits 32-63) */
3246#define GPIOx_IS3L 0x40 /* GPIO Input Select Register 3 (Bits 0-31) */
3247#define GPIOx_IS3H 0x44 /* GPIO Input Select Register 3 (Bits 32-63) */
Stefan Roesec157d8e2005-08-01 16:41:48 +02003248
Stefan Roesea4c8d132006-06-02 16:18:04 +02003249#define GPIO_OS(x) (x+GPIOx_OSL) /* GPIO Output Register High or Low */
3250#define GPIO_TS(x) (x+GPIOx_TSL) /* GPIO Three-state Control Reg High or Low */
3251#define GPIO_IS1(x) (x+GPIOx_IS1L) /* GPIO Input register1 High or Low */
3252#define GPIO_IS2(x) (x+GPIOx_IS2L) /* GPIO Input register2 High or Low */
3253#define GPIO_IS3(x) (x+GPIOx_IS3L) /* GPIO Input register3 High or Low */
3254
3255#define GPIO0_OR (GPIO0_BASE+0x0)
3256#define GPIO0_TCR (GPIO0_BASE+0x4)
3257#define GPIO0_OSRL (GPIO0_BASE+0x8)
3258#define GPIO0_OSRH (GPIO0_BASE+0xC)
3259#define GPIO0_TSRL (GPIO0_BASE+0x10)
3260#define GPIO0_TSRH (GPIO0_BASE+0x14)
3261#define GPIO0_ODR (GPIO0_BASE+0x18)
3262#define GPIO0_IR (GPIO0_BASE+0x1C)
3263#define GPIO0_RR1 (GPIO0_BASE+0x20)
3264#define GPIO0_RR2 (GPIO0_BASE+0x24)
3265#define GPIO0_RR3 (GPIO0_BASE+0x28)
3266#define GPIO0_ISR1L (GPIO0_BASE+0x30)
3267#define GPIO0_ISR1H (GPIO0_BASE+0x34)
3268#define GPIO0_ISR2L (GPIO0_BASE+0x38)
3269#define GPIO0_ISR2H (GPIO0_BASE+0x3C)
3270#define GPIO0_ISR3L (GPIO0_BASE+0x40)
3271#define GPIO0_ISR3H (GPIO0_BASE+0x44)
3272
3273#define GPIO1_OR (GPIO1_BASE+0x0)
3274#define GPIO1_TCR (GPIO1_BASE+0x4)
3275#define GPIO1_OSRL (GPIO1_BASE+0x8)
3276#define GPIO1_OSRH (GPIO1_BASE+0xC)
3277#define GPIO1_TSRL (GPIO1_BASE+0x10)
3278#define GPIO1_TSRH (GPIO1_BASE+0x14)
3279#define GPIO1_ODR (GPIO1_BASE+0x18)
3280#define GPIO1_IR (GPIO1_BASE+0x1C)
3281#define GPIO1_RR1 (GPIO1_BASE+0x20)
3282#define GPIO1_RR2 (GPIO1_BASE+0x24)
3283#define GPIO1_RR3 (GPIO1_BASE+0x28)
3284#define GPIO1_ISR1L (GPIO1_BASE+0x30)
3285#define GPIO1_ISR1H (GPIO1_BASE+0x34)
3286#define GPIO1_ISR2L (GPIO1_BASE+0x38)
3287#define GPIO1_ISR2H (GPIO1_BASE+0x3C)
3288#define GPIO1_ISR3L (GPIO1_BASE+0x40)
3289#define GPIO1_ISR3H (GPIO1_BASE+0x44)
Stefan Roesec157d8e2005-08-01 16:41:48 +02003290#endif
3291
wdenkc00b5f82002-11-03 11:12:02 +00003292/*
3293 * Macros for accessing the indirect EBC registers
3294 */
Stefan Roese07b7b002007-03-06 07:47:04 +01003295#define mtebc(reg, data) do { mtdcr(ebccfga,reg);mtdcr(ebccfgd,data); } while (0)
3296#define mfebc(reg, data) do { mtdcr(ebccfga,reg);data = mfdcr(ebccfgd); } while (0)
wdenkc00b5f82002-11-03 11:12:02 +00003297
3298/*
3299 * Macros for accessing the indirect SDRAM controller registers
3300 */
Stefan Roese07b7b002007-03-06 07:47:04 +01003301#define mtsdram(reg, data) do { mtdcr(memcfga,reg);mtdcr(memcfgd,data); } while (0)
3302#define mfsdram(reg, data) do { mtdcr(memcfga,reg);data = mfdcr(memcfgd); } while (0)
wdenkc00b5f82002-11-03 11:12:02 +00003303
wdenkba56f622004-02-06 23:19:44 +00003304/*
3305 * Macros for accessing the indirect clocking controller registers
3306 */
Stefan Roese07b7b002007-03-06 07:47:04 +01003307#define mtclk(reg, data) do { mtdcr(clkcfga,reg);mtdcr(clkcfgd,data); } while (0)
3308#define mfclk(reg, data) do { mtdcr(clkcfga,reg);data = mfdcr(clkcfgd); } while (0)
wdenkba56f622004-02-06 23:19:44 +00003309
3310/*
3311 * Macros for accessing the sdr controller registers
3312 */
Stefan Roese07b7b002007-03-06 07:47:04 +01003313#define mtsdr(reg, data) do { mtdcr(sdrcfga,reg);mtdcr(sdrcfgd,data); } while (0)
3314#define mfsdr(reg, data) do { mtdcr(sdrcfga,reg);data = mfdcr(sdrcfgd); } while (0)
wdenkba56f622004-02-06 23:19:44 +00003315
Stefan Roese61936662007-05-11 12:01:49 +02003316/*
3317 * All 44x except 440GP have CPR registers (indirect DCR)
3318 */
3319#if !defined(CONFIG_440GP)
3320#define CPR0_CFGADDR 0x00C
3321#define CPR0_CFGDATA 0x00D
3322
3323#define mtcpr(reg, data) do { \
3324 mtdcr(CPR0_CFGADDR, reg); \
3325 mtdcr(CPR0_CFGDATA, data); \
3326 } while (0)
3327
3328#define mfcpr(reg, data) do { \
3329 mtdcr(CPR0_CFGADDR, reg); \
3330 data = mfdcr(CPR0_CFGDATA); \
3331 } while (0)
3332#endif
wdenkc00b5f82002-11-03 11:12:02 +00003333
3334#ifndef __ASSEMBLY__
3335
wdenk63153492005-04-03 20:55:38 +00003336typedef struct {
3337 unsigned long pllFwdDivA;
3338 unsigned long pllFwdDivB;
3339 unsigned long pllFbkDiv;
3340 unsigned long pllOpbDiv;
Stefan Roesec157d8e2005-08-01 16:41:48 +02003341 unsigned long pllPciDiv;
wdenk63153492005-04-03 20:55:38 +00003342 unsigned long pllExtBusDiv;
3343 unsigned long freqVCOMhz; /* in MHz */
3344 unsigned long freqProcessor;
Stefan Roesec157d8e2005-08-01 16:41:48 +02003345 unsigned long freqTmrClk;
wdenk63153492005-04-03 20:55:38 +00003346 unsigned long freqPLB;
3347 unsigned long freqOPB;
3348 unsigned long freqEPB;
Stefan Roesec157d8e2005-08-01 16:41:48 +02003349 unsigned long freqPCI;
Marian Balakowicz6c5879f2006-06-30 16:30:46 +02003350#ifdef CONFIG_440SPE
3351 unsigned long freqDDR;
3352#endif
Stefan Roesec157d8e2005-08-01 16:41:48 +02003353 unsigned long pciIntArbEn; /* Internal PCI arbiter is enabled */
3354 unsigned long pciClkSync; /* PCI clock is synchronous */
wdenkc00b5f82002-11-03 11:12:02 +00003355} PPC440_SYS_INFO;
3356
wdenkba56f622004-02-06 23:19:44 +00003357#endif /* _ASMLANGUAGE */
wdenkc00b5f82002-11-03 11:12:02 +00003358
wdenk63153492005-04-03 20:55:38 +00003359#define RESET_VECTOR 0xfffffffc
3360#define CACHELINE_MASK (CFG_CACHELINE_SIZE - 1) /* Address mask for */
3361 /* cache line aligned data. */
wdenkc00b5f82002-11-03 11:12:02 +00003362
3363#endif /* __PPC440_H__ */