blob: 06fa676fd991252c82f425f87e67221de5482e88 [file] [log] [blame]
Stefan Roeseb79316f2005-08-15 12:31:23 +02001/*
2 * (C) Copyright 2004 Sandburst Corporation
3 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23/************************************************************************
24 * KAMINOREFDES.h - configuration for the Sandburst Kamino Reference
Wolfgang Denk3d078ce2005-08-15 16:03:56 +020025 * design.
Stefan Roeseb79316f2005-08-15 12:31:23 +020026 ***********************************************************************/
27
28/*
29 * $Id: KAREF.h,v 1.6 2005/06/03 15:05:25 tsawyer Exp $
30 *
31 */
32
33#ifndef __CONFIG_H
34#define __CONFIG_H
35
36/*-----------------------------------------------------------------------
37 * High Level Configuration Options
38 *----------------------------------------------------------------------*/
Wolfgang Denk3d078ce2005-08-15 16:03:56 +020039#define CONFIG_KAREF 1 /* Board is Kamino Ref Variant */
40#define CONFIG_440GX 1 /* Specifc GX support */
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +020041#define CONFIG_440 1 /* ... PPC440 family */
Wolfgang Denk3d078ce2005-08-15 16:03:56 +020042#define CONFIG_4xx 1 /* ... PPC4xx family */
Stefan Roeseb79316f2005-08-15 12:31:23 +020043#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */
Wolfgang Denk3d078ce2005-08-15 16:03:56 +020044#define CONFIG_MISC_INIT_F 1 /* Call board misc_init_f */
45#define CONFIG_MISC_INIT_R 1 /* Call board misc_init_r */
Wolfgang Denk2ae18242010-10-06 09:05:45 +020046
47#define CONFIG_SYS_TEXT_BASE 0xFFF80000
48
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020049#undef CONFIG_SYS_DRAM_TEST /* Disable-takes long time!*/
Wolfgang Denk3d078ce2005-08-15 16:03:56 +020050#define CONFIG_SYS_CLK_FREQ 66666666 /* external freq to pll */
Stefan Roeseb79316f2005-08-15 12:31:23 +020051
52#define CONFIG_VERY_BIG_RAM 1
53#define CONFIG_VERSION_VARIABLE
54
55#define CONFIG_IDENT_STRING " Sandburst Kamino Reference Design"
56
57/*-----------------------------------------------------------------------
58 * Base addresses -- Note these are effective addresses where the
59 * actual resources get mapped (not physical addresses)
60 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020061#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* _must_ be 0 */
62#define CONFIG_SYS_FLASH_BASE 0xfff80000 /* start of FLASH */
63#define CONFIG_SYS_MONITOR_BASE 0xfff80000 /* start of monitor */
64#define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped pci memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020065#define CONFIG_SYS_ISRAM_BASE 0xc0000000 /* internal SRAM */
66#define CONFIG_SYS_PCI_BASE 0xd0000000 /* internal PCI regs */
Stefan Roeseb79316f2005-08-15 12:31:23 +020067
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020068#define CONFIG_SYS_NVRAM_BASE_ADDR (CONFIG_SYS_PERIPHERAL_BASE + 0x08000000)
69#define CONFIG_SYS_KAREF_FPGA_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x08200000)
70#define CONFIG_SYS_OFEM_FPGA_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x08400000)
71#define CONFIG_SYS_BME32_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x08500000)
72#define CONFIG_SYS_GPIO_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x00000700)
Stefan Roeseb79316f2005-08-15 12:31:23 +020073
74/* Here for completeness */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020075#define CONFIG_SYS_OFEMAC_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x08600000)
Stefan Roeseb79316f2005-08-15 12:31:23 +020076
77/*-----------------------------------------------------------------------
78 * Initial RAM & stack pointer (placed in internal SRAM)
79 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020080#define CONFIG_SYS_TEMP_STACK_OCM 1
81#define CONFIG_SYS_OCM_DATA_ADDR CONFIG_SYS_ISRAM_BASE
82#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_ISRAM_BASE /* Initial RAM address */
Wolfgang Denk553f0982010-10-26 13:32:32 +020083#define CONFIG_SYS_INIT_RAM_SIZE 0x2000 /* Size of used area in RAM */
Stefan Roeseb79316f2005-08-15 12:31:23 +020084
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +020085#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Michael Zaidman800eb092010-09-20 08:51:53 +020086#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET - 0x4)
Stefan Roeseb79316f2005-08-15 12:31:23 +020087
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020088#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Rsrv 256kB for Mon */
89#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Rsrv 128kB for malloc */
Stefan Roeseb79316f2005-08-15 12:31:23 +020090
91/*-----------------------------------------------------------------------
92 * Serial Port
93 *----------------------------------------------------------------------*/
Stefan Roese550650d2010-09-20 16:05:31 +020094#define CONFIG_CONS_INDEX 1 /* Use UART0 */
95#define CONFIG_SYS_NS16550
96#define CONFIG_SYS_NS16550_SERIAL
97#define CONFIG_SYS_NS16550_REG_SIZE 1
98#define CONFIG_SYS_NS16550_CLK get_serial_clock()
Stefan Roeseb79316f2005-08-15 12:31:23 +020099#define CONFIG_SERIAL_MULTI 1
100#define CONFIG_BAUDRATE 9600
101
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102#define CONFIG_SYS_BAUDRATE_TABLE \
Stefan Roeseb79316f2005-08-15 12:31:23 +0200103 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
104
105/*-----------------------------------------------------------------------
106 * NVRAM/RTC
107 *
108 * NOTE: Upper 8 bytes of NVRAM is where the RTC registers are located.
109 * The DS1743 code assumes this condition (i.e. -- it assumes the base
110 * address for the RTC registers is:
111 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112 * CONFIG_SYS_NVRAM_BASE_ADDR + CONFIG_SYS_NVRAM_SIZE
Stefan Roeseb79316f2005-08-15 12:31:23 +0200113 *
114 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#define CONFIG_SYS_NVRAM_SIZE (0x2000 - 8) /* NVRAM size(8k)- RTC regs*/
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200116#define CONFIG_RTC_DS174x 1 /* DS1743 RTC */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200117
118/*-----------------------------------------------------------------------
119 * FLASH related
120 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200121#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
122#define CONFIG_SYS_MAX_FLASH_SECT 8 /* sectors per device */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200123
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200124#undef CONFIG_SYS_FLASH_CHECKSUM
125#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Flash Erase TO (in ms) */
126#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write TO(in ms) */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200127
128/*-----------------------------------------------------------------------
129 * DDR SDRAM
130 *----------------------------------------------------------------------*/
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200131#define CONFIG_SPD_EEPROM 1 /* Use SPD EEPROM for setup*/
132#define SPD_EEPROM_ADDRESS {0x53} /* SPD i2c spd addresses */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200133
134/*-----------------------------------------------------------------------
135 * I2C
136 *----------------------------------------------------------------------*/
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200137#define CONFIG_HARD_I2C 1 /* I2C hardware support */
138#undef CONFIG_SOFT_I2C /* I2C !bit-banged */
Stefan Roesed0b0dca2010-04-01 14:37:24 +0200139#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed 400kHz */
141#define CONFIG_SYS_I2C_SLAVE 0x7F /* I2C slave address */
142#define CONFIG_SYS_I2C_NOPROBES {0x69} /* Don't probe these addrs */
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200143#define CONFIG_I2C_BUS1 1 /* Include i2c bus 1 supp */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200144
145
146/*-----------------------------------------------------------------------
147 * Environment
148 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD9314cee2008-09-10 22:47:59 +0200149#define CONFIG_ENV_IS_IN_NVRAM 1 /* Environment uses NVRAM */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200150#undef CONFIG_ENV_IS_IN_FLASH /* ... not in flash */
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200151#undef CONFIG_ENV_IS_IN_EEPROM /* ... not in EEPROM */
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200152#define CONFIG_ENV_OVERWRITE 1 /* allow env overwrite */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200153
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200154#define CONFIG_ENV_SIZE 0x1000 /* Size of Env vars */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#define CONFIG_ENV_ADDR (CONFIG_SYS_NVRAM_BASE_ADDR)
Stefan Roeseb79316f2005-08-15 12:31:23 +0200156
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200157#define CONFIG_BOOTDELAY 5 /* 5 second autoboot */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200158
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200159#define CONFIG_LOADS_ECHO 1 /* echo on for serial dnld */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200161
162/*-----------------------------------------------------------------------
163 * Networking
164 *----------------------------------------------------------------------*/
Ben Warren96e21f82008-10-27 23:50:15 -0700165#define CONFIG_PPC4xx_EMAC
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200166#define CONFIG_MII 1 /* MII PHY management */
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200167#define CONFIG_PHY_ADDR 0xff /* no phy on EMAC0 */
168#define CONFIG_PHY1_ADDR 0xff /* no phy on EMAC1 */
169#define CONFIG_PHY2_ADDR 0x08 /* PHY addr, MGMT, EMAC2 */
170#define CONFIG_PHY3_ADDR 0x18 /* PHY addr, LCL, EMAC3 */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200171#define CONFIG_HAS_ETH0
172#define CONFIG_HAS_ETH1
173#define CONFIG_HAS_ETH2
174#define CONFIG_HAS_ETH3
Stefan Roesed6c61aa2005-08-16 18:18:00 +0200175#define CONFIG_PHY_RESET 1 /* reset phy upon startup */
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200176#define CONFIG_CIS8201_PHY 1 /* RGMII mode for Cicada */
177#define CONFIG_CIS8201_SHORT_ETCH 1 /* Use short etch mode */
178#define CONFIG_PHY_GIGE 1 /* GbE speed/duplex detect */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200179#define CONFIG_PHY_RESET_DELAY 1000
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200180#define CONFIG_NETMASK 255.255.0.0
181#define CONFIG_ETHADDR 00:00:00:00:00:00 /* No EMAC 0 support */
182#define CONFIG_ETH1ADDR 00:00:00:00:00:00 /* No EMAC 1 support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_RX_ETH_BUFFER 32 /* #eth rx buff & descrs */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200184
185
Jon Loeliger348f2582007-07-08 13:46:18 -0500186/*
Jon Loeliger659e2f62007-07-10 09:10:49 -0500187 * BOOTP options
188 */
189#define CONFIG_BOOTP_BOOTFILESIZE
190#define CONFIG_BOOTP_BOOTPATH
191#define CONFIG_BOOTP_GATEWAY
192#define CONFIG_BOOTP_HOSTNAME
193
194
195/*
Jon Loeliger348f2582007-07-08 13:46:18 -0500196 * Command line configuration.
197 */
198#include <config_cmd_default.h>
199
200#define CONFIG_CMD_PCI
201#define CONFIG_CMD_IRQ
202#define CONFIG_CMD_I2C
203#define CONFIG_CMD_DHCP
204#define CONFIG_CMD_DATE
205#define CONFIG_CMD_BEDBUG
206#define CONFIG_CMD_PING
207#define CONFIG_CMD_DIAG
208#define CONFIG_CMD_MII
209#define CONFIG_CMD_NET
210#define CONFIG_CMD_ELF
211#define CONFIG_CMD_IDE
212#define CONFIG_CMD_FAT
213
Stefan Roeseb79316f2005-08-15 12:31:23 +0200214
215/* Include NetConsole support */
216#define CONFIG_NETCONSOLE
217
218/* Include auto complete with tabs */
219#define CONFIG_AUTO_COMPLETE 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_ALT_MEMTEST 1 /* use real memory test */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200221
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200222#define CONFIG_SYS_LONGHELP /* undef to save memory */
223#define CONFIG_SYS_PROMPT "KaRefDes=> " /* Monitor Command Prompt */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200224
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200225#define CONFIG_SYS_HUSH_PARSER 1 /* HUSH for ext'd cli */
226#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
Stefan Roeseb79316f2005-08-15 12:31:23 +0200227
228
229/*-----------------------------------------------------------------------
230 * Console Buffer
231 *----------------------------------------------------------------------*/
Jon Loeliger348f2582007-07-08 13:46:18 -0500232#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200234#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200235#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200236#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200237#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200238 /* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200239#define CONFIG_SYS_MAXARGS 16 /* max number of cmd args */
240#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Arg Buffer Size */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200241
242/*-----------------------------------------------------------------------
243 * Memory Test
244 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200245#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
246#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200247
248/*-----------------------------------------------------------------------
249 * Compact Flash (in true IDE mode)
250 *----------------------------------------------------------------------*/
251#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
252#undef CONFIG_IDE_LED /* no led for ide supported */
253
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200254#define CONFIG_IDE_RESET /* reset for ide supported */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200255#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE busses */
256#define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS*1) /* max. 1 drives per IDE bus */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200257
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200258#define CONFIG_SYS_ATA_BASE_ADDR 0xF0000000
259#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
260#define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
261#define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register accesses*/
262#define CONFIG_SYS_ATA_ALT_OFFSET 0x100000 /* Offset for alternate registers */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200263
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264#define CONFIG_SYS_ATA_STRIDE 2 /* Directly connected CF, needs a stride
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200265 to get to the correct offset */
266#define CONFIG_DOS_PARTITION 1 /* Include dos partition */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200267
268/*-----------------------------------------------------------------------
269 * PCI
270 *----------------------------------------------------------------------*/
271/* General PCI */
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200272#define CONFIG_PCI /* include pci support */
273#define CONFIG_PCI_PNP /* do pci plug-and-play */
274#define CONFIG_PCI_SCAN_SHOW /* show pci devices */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200275#define CONFIG_SYS_PCI_TARGBASE (CONFIG_SYS_PCI_MEMBASE)
Stefan Roeseb79316f2005-08-15 12:31:23 +0200276
277/* Board-specific PCI */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200278#define CONFIG_SYS_PCI_TARGET_INIT /* let board init pci target*/
Stefan Roeseb79316f2005-08-15 12:31:23 +0200279
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200280#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x17BA /* Sandburst */
281#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0xcafe /* Whatever */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200282
283/*
284 * For booting Linux, the board info and command line data
285 * have to be in the first 8 MB of memory, since this is
286 * the maximum mapped by the Linux kernel during initialization.
287 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200288#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200289
Jon Loeliger348f2582007-07-08 13:46:18 -0500290#if defined(CONFIG_CMD_KGDB)
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200291#define CONFIG_KGDB_BAUDRATE 230400 /* kgdb serial port baud */
292#define CONFIG_KGDB_SER_INDEX 2 /* kgdb serial port */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200293#endif
294
295/*-----------------------------------------------------------------------
296 * Miscellaneous configurable options
297 *----------------------------------------------------------------------*/
Wolfgang Denk3d078ce2005-08-15 16:03:56 +0200298#undef CONFIG_WATCHDOG /* watchdog disabled */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200299#define CONFIG_SYS_LOAD_ADDR 0x8000000 /* default load address */
300#define CONFIG_SYS_EXTBDINFO 1 /* use extended board_info */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200301
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200302#define CONFIG_SYS_HZ 100 /* decr freq: 1 ms ticks */
Stefan Roeseb79316f2005-08-15 12:31:23 +0200303
304
305#endif /* __CONFIG_H */