blob: 79ea1f29a74956eaa7476bc8bed0098717c781bb [file] [log] [blame]
Stelian Pop2118ebb2008-05-08 18:52:25 +02001/*
2 * (C) Copyright 2007-2008
Stelian Popc9e798d2011-11-01 00:00:39 +01003 * Stelian Pop <stelian@popies.net>
Stelian Pop2118ebb2008-05-08 18:52:25 +02004 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9RLEK board.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
Xu, Hong21d671d2011-08-01 03:56:53 +000030#include <asm/hardware.h>
31
32#define CONFIG_SYS_TEXT_BASE 0x21F00000
Jens Scharsig425de622010-02-03 22:45:42 +010033
Stelian Pop2118ebb2008-05-08 18:52:25 +020034/* ARM asynchronous clock */
Xu, Hong21d671d2011-08-01 03:56:53 +000035#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
36#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* main clock xtal */
37#define CONFIG_SYS_HZ 1000
Stelian Pop2118ebb2008-05-08 18:52:25 +020038
Xu, Hong21d671d2011-08-01 03:56:53 +000039#define CONFIG_AT91SAM9RLEK 1 /* It's an AT91SAM9RLEK Board */
40
Jean-Christophe PLAGNIOL-VILLARDdc39ae92009-04-16 21:30:44 +020041#define CONFIG_ARCH_CPU_INIT
Stelian Pop2118ebb2008-05-08 18:52:25 +020042#define CONFIG_SKIP_LOWLEVEL_INIT
Xu, Hong21d671d2011-08-01 03:56:53 +000043#define CONFIG_BOARD_EARLY_INIT_F
44#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
45
46#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
47#define CONFIG_SETUP_MEMORY_TAGS 1
48#define CONFIG_INITRD_TAG 1
49
50#define CONFIG_DISPLAY_CPUINFO
51
52#define CONFIG_ATMEL_LEGACY
53#define CONFIG_AT91_GPIO 1
54#define CONFIG_AT91_GPIO_PULLUP 1
Stelian Pop2118ebb2008-05-08 18:52:25 +020055
56/*
57 * Hardware drivers
58 */
Xu, Hong21d671d2011-08-01 03:56:53 +000059
60/* serial console */
61#define CONFIG_ATMEL_USART
62#define CONFIG_USART_BASE ATMEL_BASE_DBGU
63#define CONFIG_USART_ID ATMEL_ID_SYS
64#define CONFIG_BAUDRATE 115200
65#define CONFIG_SYS_BAUDRATE_TABLE {115200, 19200, 38400, 57600, 9600}
Stelian Pop2118ebb2008-05-08 18:52:25 +020066
Stelian Pop761c70b2008-05-08 14:52:32 +020067/* LCD */
68#define CONFIG_LCD 1
69#define LCD_BPP LCD_COLOR8
70#define CONFIG_LCD_LOGO 1
71#undef LCD_TEST_PATTERN
72#define CONFIG_LCD_INFO 1
73#define CONFIG_LCD_INFO_BELOW_LOGO 1
Xu, Hong21d671d2011-08-01 03:56:53 +000074#define CONFIG_SYS_WHITE_ON_BLACK 1
Stelian Pop761c70b2008-05-08 14:52:32 +020075#define CONFIG_ATMEL_LCD 1
76#define CONFIG_ATMEL_LCD_RGB565 1
Xu, Hong21d671d2011-08-01 03:56:53 +000077/* Let board_init_f handle the framebuffer allocation */
78#undef CONFIG_FB_ADDR
79#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
80
Stelian Pop761c70b2008-05-08 14:52:32 +020081
Jean-Christophe PLAGNIOL-VILLARDa484b002009-03-21 21:08:00 +010082/* LED */
83#define CONFIG_AT91_LED
84#define CONFIG_RED_LED AT91_PIN_PD14 /* this is the power led */
85#define CONFIG_GREEN_LED AT91_PIN_PD15 /* this is the user1 led */
86#define CONFIG_YELLOW_LED AT91_PIN_PD16 /* this is the user2 led */
87
Stelian Pop2118ebb2008-05-08 18:52:25 +020088#define CONFIG_BOOTDELAY 3
89
Stelian Pop2118ebb2008-05-08 18:52:25 +020090/*
91 * Command line configuration.
92 */
93#include <config_cmd_default.h>
94#undef CONFIG_CMD_BDI
Stelian Pop2118ebb2008-05-08 18:52:25 +020095#undef CONFIG_CMD_FPGA
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020096#undef CONFIG_CMD_IMI
Stelian Pop2118ebb2008-05-08 18:52:25 +020097#undef CONFIG_CMD_IMLS
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020098#undef CONFIG_CMD_LOADS
Stelian Pop2118ebb2008-05-08 18:52:25 +020099#undef CONFIG_CMD_NET
Xu, Hong21d671d2011-08-01 03:56:53 +0000100#undef CONFIG_CMD_NFS
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200101#undef CONFIG_CMD_SOURCE
Stelian Pop2118ebb2008-05-08 18:52:25 +0200102#undef CONFIG_CMD_USB
103
Xu, Hong21d671d2011-08-01 03:56:53 +0000104#define CONFIG_CMD_NAND 1
Stelian Pop2118ebb2008-05-08 18:52:25 +0200105
106/* SDRAM */
107#define CONFIG_NR_DRAM_BANKS 1
Xu, Hong21d671d2011-08-01 03:56:53 +0000108#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
109#define CONFIG_SYS_SDRAM_SIZE 0x04000000
110
111#define CONFIG_SYS_INIT_SP_ADDR \
112 (ATMEL_BASE_SRAM + 0x1000 - GENERATED_GBL_DATA_SIZE)
Stelian Pop2118ebb2008-05-08 18:52:25 +0200113
114/* DataFlash */
Jean-Christophe PLAGNIOL-VILLARD4758ebd2009-03-27 23:26:44 +0100115#define CONFIG_ATMEL_DATAFLASH_SPI
Xu, Hong21d671d2011-08-01 03:56:53 +0000116#define CONFIG_HAS_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_SYS_SPI_WRITE_TOUT (5*CONFIG_SYS_HZ)
118#define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
119#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
Xu, Hong21d671d2011-08-01 03:56:53 +0000120#define AT91_SPI_CLK 15000000
121#define DATAFLASH_TCSS (0x1a << 16)
122#define DATAFLASH_TCHS (0x1 << 24)
Stelian Pop2118ebb2008-05-08 18:52:25 +0200123
124/* NOR flash - not present */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200125#define CONFIG_SYS_NO_FLASH 1
Stelian Pop2118ebb2008-05-08 18:52:25 +0200126
127/* NAND flash */
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100128#ifdef CONFIG_CMD_NAND
129#define CONFIG_NAND_ATMEL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130#define CONFIG_SYS_MAX_NAND_DEVICE 1
Xu, Hong21d671d2011-08-01 03:56:53 +0000131#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#define CONFIG_SYS_NAND_DBW_8 1
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100133/* our ALE is AD21 */
134#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
135/* our CLE is AD22 */
136#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
137#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PB6
138#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD17
Wolfgang Denk2eb99ca2009-07-18 21:52:24 +0200139
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100140#endif
Stelian Pop2118ebb2008-05-08 18:52:25 +0200141
142/* Ethernet - not present */
143
144/* USB - not supported */
145
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Stelian Pop2118ebb2008-05-08 18:52:25 +0200147
Xu, Hong21d671d2011-08-01 03:56:53 +0000148#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200149#define CONFIG_SYS_MEMTEST_END 0x23e00000
Stelian Pop2118ebb2008-05-08 18:52:25 +0200150
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151#ifdef CONFIG_SYS_USE_DATAFLASH
Stelian Pop2118ebb2008-05-08 18:52:25 +0200152
153/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Jean-Christophe PLAGNIOL-VILLARD057c8492008-09-10 22:47:58 +0200154#define CONFIG_ENV_IS_IN_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200156#define CONFIG_ENV_OFFSET 0x4200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200158#define CONFIG_ENV_SIZE 0x4200
Stelian Pop2118ebb2008-05-08 18:52:25 +0200159#define CONFIG_BOOTCOMMAND "cp.b 0xC0042000 0x22000000 0x210000; bootm"
160#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
161 "root=/dev/mtdblock0 " \
Albin Tonnerre918319c2009-07-22 18:30:03 +0200162 "mtdparts=atmel_nand:-(root) "\
Stelian Pop2118ebb2008-05-08 18:52:25 +0200163 "rw rootfstype=jffs2"
164
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165#else /* CONFIG_SYS_USE_NANDFLASH */
Stelian Pop2118ebb2008-05-08 18:52:25 +0200166
167/* bootstrap + u-boot + env + linux in nandflash */
Xu, Hong21d671d2011-08-01 03:56:53 +0000168#define CONFIG_ENV_IS_IN_NAND 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200169#define CONFIG_ENV_OFFSET 0x60000
170#define CONFIG_ENV_OFFSET_REDUND 0x80000
171#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
Stelian Pop2118ebb2008-05-08 18:52:25 +0200172#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0xA0000 0x200000; bootm"
173#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
174 "root=/dev/mtdblock5 " \
Albin Tonnerre918319c2009-07-22 18:30:03 +0200175 "mtdparts=atmel_nand:128k(bootstrap)ro,256k(uboot)ro,128k(env1)ro,128k(env2)ro,2M(linux),-(root) " \
Stelian Pop2118ebb2008-05-08 18:52:25 +0200176 "rw rootfstype=jffs2"
177
178#endif
179
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200180#define CONFIG_SYS_PROMPT "U-Boot> "
181#define CONFIG_SYS_CBSIZE 256
182#define CONFIG_SYS_MAXARGS 16
183#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
184#define CONFIG_SYS_LONGHELP 1
Xu, Hong21d671d2011-08-01 03:56:53 +0000185#define CONFIG_CMDLINE_EDITING 1
Stelian Pop2118ebb2008-05-08 18:52:25 +0200186
Stelian Pop2118ebb2008-05-08 18:52:25 +0200187/*
188 * Size of malloc() pool
189 */
Xu, Hong21d671d2011-08-01 03:56:53 +0000190#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Stelian Pop2118ebb2008-05-08 18:52:25 +0200191
192#define CONFIG_STACKSIZE (32*1024) /* regular stack */
193
Xu, Hong21d671d2011-08-01 03:56:53 +0000194#undef CONFIG_USE_IRQ
Stelian Pop2118ebb2008-05-08 18:52:25 +0200195
196#endif