Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 085ecde156beb0609ca67d4a7b7c6ebbb4463a91 / . / arch / powerpc / cpu / mpc5xxx / u-boot-customlayout.lds
blob: bbf0f1625de2169130d079f231b7ace2354a5a07 [file] [log] [blame]
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]1/*
2 * (C) Copyright 2003-2004
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24OUTPUT_ARCH(powerpc)
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100[diff] [blame^]25
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]26SECTIONS
27{
28 /* Read-only sections, merged into text segment: */
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]29 .text :
30 {
31 /* WARNING - the following is hand-optimized to fit within */
32 /* the sector layout of our flash chips! XXX FIXME XXX */
33
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100[diff] [blame^]34 arch/powerpc/cpu/mpc5xxx/start.o (.text*)
35 arch/powerpc/cpu/mpc5xxx/traps.o (.text*)
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]36
37 . = DEFINED(env_offset) ? env_offset : .;
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100[diff] [blame^]38 common/env_embedded.o (.ppcenv*)
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]39
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100[diff] [blame^]40 *(.text*)
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]41 . = ALIGN(16);
Trent Piephof62fb992009-02-18 15:22:05 -0800[diff] [blame]42 *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]43 }
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]44
45 /* Read-write section, merged into data segment: */
46 . = (. + 0x0FFF) & 0xFFFFF000;
47 _erotext = .;
48 PROVIDE (erotext = .);
49 .reloc :
50 {
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100[diff] [blame^]51 KEEP(*(.got))
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]52 _GOT2_TABLE_ = .;
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100[diff] [blame^]53 KEEP(*(.got2))
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]54 _FIXUP_TABLE_ = .;
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100[diff] [blame^]55 KEEP(*(.fixup))
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]56 }
57 __got2_entries = (_FIXUP_TABLE_ - _GOT2_TABLE_) >> 2;
58 __fixup_entries = (. - _FIXUP_TABLE_) >> 2;
59
60 .data :
61 {
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100[diff] [blame^]62 *(.data*)
63 *(.sdata*)
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]64 }
65 _edata = .;
66 PROVIDE (edata = .);
67
68 . = .;
69 __u_boot_cmd_start = .;
70 .u_boot_cmd : { *(.u_boot_cmd) }
71 __u_boot_cmd_end = .;
72
73
74 . = .;
75 __start___ex_table = .;
76 __ex_table : { *(__ex_table) }
77 __stop___ex_table = .;
78
79 . = ALIGN(4096);
80 __init_begin = .;
81 .text.init : { *(.text.init) }
82 .data.init : { *(.data.init) }
83 . = ALIGN(4096);
84 __init_end = .;
85
86 __bss_start = .;
Wolfgang Denk64134f02008-01-12 20:31:39 +0100[diff] [blame]87 .bss (NOLOAD) :
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]88 {
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100[diff] [blame^]89 *(.bss*)
90 *(.sbss*)
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]91 *(COMMON)
Selvamuthukumar9b827cf2008-10-16 22:54:03 +0530[diff] [blame]92 . = ALIGN(4);
Grant Likelyd181c9a2007-07-03 00:32:58 -0600[diff] [blame]93 }
94 _end = . ;
95 PROVIDE (end = .);
96}