blob: 13057639403785531d2259b03838b5d048e5d7e4 [file] [log] [blame]
Jagan Tekiac97a9e2020-05-26 11:33:44 +08001#
2# Phy drivers for Rockchip platforms
3#
4
5menu "Rockchip PHY driver"
6
7config PHY_ROCKCHIP_INNO_USB2
8 bool "Rockchip INNO USB2PHY Driver"
9 depends on ARCH_ROCKCHIP
10 select PHY
11 help
12 Support for Rockchip USB2.0 PHY with Innosilicon IP block.
13
Jagan Teki82220522023-02-17 17:28:41 +053014config PHY_ROCKCHIP_NANENG_COMBOPHY
15 bool "Support Rockchip NANENG combo PHY Driver"
16 depends on ARCH_ROCKCHIP
17 select PHY
18 help
19 Enable this to support the Rockchip NANENG combo PHY.
20
Jagan Teki7bdeb4e2020-07-09 23:41:01 +053021config PHY_ROCKCHIP_PCIE
22 bool "Rockchip PCIe PHY Driver"
23 depends on ARCH_ROCKCHIP
24 select PHY
25 help
26 Enable this to support the Rockchip PCIe PHY.
27
Shawn Lin6ec62b62021-01-15 18:01:21 +080028config PHY_ROCKCHIP_SNPS_PCIE3
29 bool "Rockchip Snps PCIe3 PHY Driver"
30 depends on PHY && ARCH_ROCKCHIP
31 help
32 Support for Rockchip PCIe3 PHY with Synopsys IP block.
Shawn Lin9ddc0782021-01-15 18:01:22 +080033 It could support PCIe Gen3 single root complex, and could
34 also be able splited into multiple combinations of lanes.
35
Shawn Lin6ec62b62021-01-15 18:01:21 +080036
Jagan Teki214de082020-05-26 11:33:45 +080037config PHY_ROCKCHIP_TYPEC
38 bool "Rockchip TYPEC PHY Driver"
39 depends on ARCH_ROCKCHIP
40 select PHY
41 help
42 Enable this to support the Rockchip USB TYPEC PHY.
43
Jagan Tekiac97a9e2020-05-26 11:33:44 +080044endmenu