blob: 15e603a169d9f643173d84baf914e7690f56b5f0 [file] [log] [blame]
wdenk024a26b2002-08-21 21:35:08 +00001/*
2 * (C) Copyright 2002
3 * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenk024a26b2002-08-21 21:35:08 +00006 */
7
Wolfgang Denk53677ef2008-05-20 16:00:29 +02008#include <linux/types.h> /* for ulong typedef */
wdenk024a26b2002-08-21 21:35:08 +00009
10#ifndef _FPGA_H_
11#define _FPGA_H_
12
13#ifndef CONFIG_MAX_FPGA_DEVICES
14#define CONFIG_MAX_FPGA_DEVICES 5
15#endif
16
wdenk024a26b2002-08-21 21:35:08 +000017/* fpga_xxxx function return value definitions */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020018#define FPGA_SUCCESS 0
19#define FPGA_FAIL -1
wdenk024a26b2002-08-21 21:35:08 +000020
21/* device numbers must be non-negative */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020022#define FPGA_INVALID_DEVICE -1
wdenk024a26b2002-08-21 21:35:08 +000023
24/* root data type defintions */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020025typedef enum { /* typedef fpga_type */
26 fpga_min_type, /* range check value */
27 fpga_xilinx, /* Xilinx Family) */
28 fpga_altera, /* unimplemented */
Stefano Babic3b8ac462010-06-29 11:47:48 +020029 fpga_lattice, /* Lattice family */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020030 fpga_undefined /* invalid range check value */
31} fpga_type; /* end, typedef fpga_type */
wdenk024a26b2002-08-21 21:35:08 +000032
Wolfgang Denk53677ef2008-05-20 16:00:29 +020033typedef struct { /* typedef fpga_desc */
34 fpga_type devtype; /* switch value to select sub-functions */
35 void *devdesc; /* real device descriptor */
36} fpga_desc; /* end, typedef fpga_desc */
wdenk024a26b2002-08-21 21:35:08 +000037
38
39/* root function definitions */
Wolfgang Denke6a857d2011-07-30 13:33:49 +000040extern void fpga_init(void);
41extern int fpga_add(fpga_type devtype, void *desc);
42extern int fpga_count(void);
43extern int fpga_load(int devnum, const void *buf, size_t bsize);
Michal Simek23f4bd72013-05-01 19:02:02 +020044extern int fpga_loadbitstream(int devnum, char *fpgadata, size_t size);
Wolfgang Denke6a857d2011-07-30 13:33:49 +000045extern int fpga_dump(int devnum, const void *buf, size_t bsize);
46extern int fpga_info(int devnum);
Michal Simek6631db42013-04-26 15:04:48 +020047extern const fpga_desc *const fpga_validate(int devnum, const void *buf,
48 size_t bsize, char *fn);
wdenk024a26b2002-08-21 21:35:08 +000049
50#endif /* _FPGA_H_ */