blob: f6d3b2eeb9cf6cca36ab0f9a5387a32bd4099228 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Eric Nelsonbaefb632017-12-11 13:52:11 -02002/*
Eric Nelsond8acc9d2018-01-18 08:36:26 -07003 * Copyright (C) 2010-2018 Freescale Semiconductor, Inc.
Eric Nelsonbaefb632017-12-11 13:52:11 -02004 *
Eric Nelsond8acc9d2018-01-18 08:36:26 -07005 * Configuration settings for the virtual mx6memcal board.
Eric Nelsonbaefb632017-12-11 13:52:11 -02006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11/* SPL */
12
13#include "mx6_common.h"
Eric Nelsonbaefb632017-12-11 13:52:11 -020014
Eric Nelsonbaefb632017-12-11 13:52:11 -020015#ifdef CONFIG_SERIAL_CONSOLE_UART1
16#if defined(CONFIG_MX6SL)
17#define CONFIG_MXC_UART_BASE UART1_IPS_BASE_ADDR
18#else
19#define CONFIG_MXC_UART_BASE UART1_BASE
20#endif
21#elif defined(CONFIG_SERIAL_CONSOLE_UART2)
22#define CONFIG_MXC_UART_BASE UART2_BASE
23#else
24#error please define serial console (CONFIG_SERIAL_CONSOLE_UARTx)
25#endif
Eric Nelsonbaefb632017-12-11 13:52:11 -020026
Eric Nelsonbaefb632017-12-11 13:52:11 -020027/* Physical Memory Map */
Eric Nelsonbaefb632017-12-11 13:52:11 -020028#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
29
Tom Riniaa6e94d2022-11-16 13:10:37 -050030#define CFG_SYS_SDRAM_BASE PHYS_SDRAM
Tom Rini65cc0e22022-11-16 13:10:41 -050031#define CFG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
32#define CFG_SYS_INIT_RAM_SIZE IRAM_SIZE
Eric Nelsonbaefb632017-12-11 13:52:11 -020033
Eric Nelson0093b3f2018-01-18 07:47:32 -070034#define CONFIG_MXC_USB_PORTSC PORT_PTS_UTMI
35
Eric Nelsonbaefb632017-12-11 13:52:11 -020036#endif /* __CONFIG_H */