blob: 45bb861922c8c3ae551b3029f5d89d1296b6b843 [file] [log] [blame]
Bo Shenf7fa2f32012-07-05 17:21:46 +00001/*
2 * Copyright (C) 2012 Atmel Corporation
3 *
4 * Configuation settings for the AT91SAM9X5EK board.
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Bo Shenf7fa2f32012-07-05 17:21:46 +00007 */
8
9#ifndef __CONFIG_H__
10#define __CONFIG_H__
11
12#include <asm/hardware.h>
13
Bo Shen77461a62013-08-13 14:50:49 +080014#define CONFIG_SYS_TEXT_BASE 0x26f00000
15
Bo Shenf7fa2f32012-07-05 17:21:46 +000016/* ARM asynchronous clock */
17#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
18#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */
Bo Shenf7fa2f32012-07-05 17:21:46 +000019
20#define CONFIG_AT91SAM9X5EK
Bo Shenf7fa2f32012-07-05 17:21:46 +000021
Bo Shenf7fa2f32012-07-05 17:21:46 +000022#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
23#define CONFIG_SETUP_MEMORY_TAGS
24#define CONFIG_INITRD_TAG
25#define CONFIG_SKIP_LOWLEVEL_INIT
26#define CONFIG_BOARD_EARLY_INIT_F
27#define CONFIG_DISPLAY_CPUINFO
28
Nicolas Ferref9129fe2013-02-20 00:16:24 +000029#define CONFIG_CMD_BOOTZ
Bo Shendc3e30b2012-09-04 23:22:55 +000030#define CONFIG_OF_LIBFDT
31
Bo Shen49527592014-04-24 11:42:16 +080032
Bo Shenf7fa2f32012-07-05 17:21:46 +000033/* general purpose I/O */
34#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
35#define CONFIG_AT91_GPIO
36
37/* serial console */
38#define CONFIG_ATMEL_USART
39#define CONFIG_USART_BASE ATMEL_BASE_DBGU
40#define CONFIG_USART_ID ATMEL_ID_SYS
41
42/* LCD */
43#define CONFIG_LCD
44#define LCD_BPP LCD_COLOR16
45#define LCD_OUTPUT_BPP 24
46#define CONFIG_LCD_LOGO
Bo Shenf7fa2f32012-07-05 17:21:46 +000047#define CONFIG_LCD_INFO
48#define CONFIG_LCD_INFO_BELOW_LOGO
49#define CONFIG_SYS_WHITE_ON_BLACK
50#define CONFIG_ATMEL_HLCD
51#define CONFIG_ATMEL_LCD_RGB565
52#define CONFIG_SYS_CONSOLE_IS_IN_ENV
53
54#define CONFIG_BOOTDELAY 3
55
56/*
57 * BOOTP options
58 */
59#define CONFIG_BOOTP_BOOTFILESIZE
60#define CONFIG_BOOTP_BOOTPATH
61#define CONFIG_BOOTP_GATEWAY
62#define CONFIG_BOOTP_HOSTNAME
63
Bo Shend51a2a22013-12-10 16:14:02 +080064/* no NOR flash */
65#define CONFIG_SYS_NO_FLASH
66
Bo Shenf7fa2f32012-07-05 17:21:46 +000067/*
68 * Command line configuration.
69 */
Bo Shenf7fa2f32012-07-05 17:21:46 +000070#define CONFIG_CMD_PING
71#define CONFIG_CMD_DHCP
72#define CONFIG_CMD_NAND
Bo Shen1d7442e2012-08-19 20:32:24 +000073#define CONFIG_CMD_SF
Wu, Josh3a49cd72012-09-13 22:22:05 +000074#define CONFIG_CMD_MMC
Richard Genoud419fba02012-11-29 23:18:33 +000075#define CONFIG_CMD_FAT
Richard Genoudb030e732012-11-29 23:18:34 +000076#define CONFIG_CMD_USB
77
78/*
79 * define CONFIG_USB_EHCI to enable USB Hi-Speed (aka 2.0)
80 * NB: in this case, USB 1.1 devices won't be recognized.
81 */
82
Bo Shenf7fa2f32012-07-05 17:21:46 +000083
84/* SDRAM */
85#define CONFIG_NR_DRAM_BANKS 1
86#define CONFIG_SYS_SDRAM_BASE 0x20000000
87#define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 megs */
88
89#define CONFIG_SYS_INIT_SP_ADDR \
90 (CONFIG_SYS_SDRAM_BASE + 4 * 1024 - GENERATED_GBL_DATA_SIZE)
91
92/* DataFlash */
Bo Shen1d7442e2012-08-19 20:32:24 +000093#ifdef CONFIG_CMD_SF
94#define CONFIG_ATMEL_SPI
Bo Shen1d7442e2012-08-19 20:32:24 +000095#define CONFIG_SF_DEFAULT_SPEED 30000000
Bo Shenf7fa2f32012-07-05 17:21:46 +000096#endif
97
Bo Shenf7fa2f32012-07-05 17:21:46 +000098/* NAND flash */
99#ifdef CONFIG_CMD_NAND
100#define CONFIG_NAND_ATMEL
101#define CONFIG_SYS_MAX_NAND_DEVICE 1
102#define CONFIG_SYS_NAND_BASE 0x40000000
103#define CONFIG_SYS_NAND_DBW_8 1
104/* our ALE is AD21 */
105#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
106/* our CLE is AD22 */
107#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
108#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4
109#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5
110
Wu, Joshdf953212012-08-23 00:05:38 +0000111/* PMECC & PMERRLOC */
112#define CONFIG_ATMEL_NAND_HWECC 1
113#define CONFIG_ATMEL_NAND_HW_PMECC 1
114#define CONFIG_PMECC_CAP 2
115#define CONFIG_PMECC_SECTOR_SIZE 512
Wu, Joshdf953212012-08-23 00:05:38 +0000116
Bo Shence76f0a2013-06-26 10:48:53 +0800117#define CONFIG_CMD_NAND_TRIMFFS
118
Bo Shenf7fa2f32012-07-05 17:21:46 +0000119#define CONFIG_MTD_DEVICE
120#define CONFIG_CMD_MTDPARTS
121#define CONFIG_MTD_PARTITIONS
122#define CONFIG_RBTREE
123#define CONFIG_LZO
124#define CONFIG_CMD_UBI
125#define CONFIG_CMD_UBIFS
126#endif
127
Wu, Josh3a49cd72012-09-13 22:22:05 +0000128/* MMC */
129#ifdef CONFIG_CMD_MMC
130#define CONFIG_MMC
Wu, Josh3a49cd72012-09-13 22:22:05 +0000131#define CONFIG_GENERIC_MMC
132#define CONFIG_GENERIC_ATMEL_MCI
Richard Genoud419fba02012-11-29 23:18:33 +0000133#endif
134
135/* FAT */
136#ifdef CONFIG_CMD_FAT
Wu, Josh3a49cd72012-09-13 22:22:05 +0000137#define CONFIG_DOS_PARTITION
138#endif
139
Bo Shenf7fa2f32012-07-05 17:21:46 +0000140/* Ethernet */
141#define CONFIG_MACB
142#define CONFIG_RMII
143#define CONFIG_NET_RETRY_COUNT 20
144#define CONFIG_MACB_SEARCH_PHY
145
Richard Genoudb030e732012-11-29 23:18:34 +0000146/* USB */
147#ifdef CONFIG_CMD_USB
148#ifdef CONFIG_USB_EHCI
149#define CONFIG_USB_EHCI_ATMEL
150#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2
151#else
Bo Shendcd2f1a2013-10-21 16:14:00 +0800152#define CONFIG_USB_ATMEL
153#define CONFIG_USB_ATMEL_CLK_SEL_UPLL
Richard Genoudb030e732012-11-29 23:18:34 +0000154#define CONFIG_USB_OHCI_NEW
155#define CONFIG_SYS_USB_OHCI_CPU_INIT
156#define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI
157#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9x5"
158#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3
159#endif
Richard Genoudb030e732012-11-29 23:18:34 +0000160#define CONFIG_USB_STORAGE
161#endif
162
Bo Shenf7fa2f32012-07-05 17:21:46 +0000163#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
164
165#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
166#define CONFIG_SYS_MEMTEST_END 0x26e00000
167
168#ifdef CONFIG_SYS_USE_NANDFLASH
169/* bootstrap + u-boot + env + linux in nandflash */
170#define CONFIG_ENV_IS_IN_NAND
171#define CONFIG_ENV_OFFSET 0xc0000
172#define CONFIG_ENV_OFFSET_REDUND 0x100000
173#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
174#define CONFIG_BOOTCOMMAND "nand read " \
175 "0x22000000 0x200000 0x300000; " \
176 "bootm 0x22000000"
Wu, Joshb7e31292012-11-02 00:17:27 +0000177#elif defined(CONFIG_SYS_USE_SPIFLASH)
Bo Shen1d7442e2012-08-19 20:32:24 +0000178/* bootstrap + u-boot + env + linux in spi flash */
179#define CONFIG_ENV_IS_IN_SPI_FLASH
180#define CONFIG_ENV_OFFSET 0x5000
181#define CONFIG_ENV_SIZE 0x3000
182#define CONFIG_ENV_SECT_SIZE 0x1000
183#define CONFIG_ENV_SPI_MAX_HZ 30000000
184#define CONFIG_BOOTCOMMAND "sf probe 0; " \
185 "sf read 0x22000000 0x100000 0x300000; " \
186 "bootm 0x22000000"
Bo Shen961ffc72012-12-06 21:37:04 +0000187#elif defined(CONFIG_SYS_USE_DATAFLASH)
188/* bootstrap + u-boot + env + linux in data flash */
189#define CONFIG_ENV_IS_IN_SPI_FLASH
190#define CONFIG_ENV_OFFSET 0x4200
191#define CONFIG_ENV_SIZE 0x4200
192#define CONFIG_ENV_SECT_SIZE 0x210
193#define CONFIG_ENV_SPI_MAX_HZ 30000000
194#define CONFIG_BOOTCOMMAND "sf probe 0; " \
195 "sf read 0x22000000 0x84000 0x294000; " \
196 "bootm 0x22000000"
Wu, Joshb7e31292012-11-02 00:17:27 +0000197#else /* CONFIG_SYS_USE_MMC */
198/* bootstrap + u-boot + env + linux in mmc */
Wu, Josh26961772015-01-20 10:33:33 +0800199#define CONFIG_ENV_IS_IN_FAT
200#define CONFIG_FAT_WRITE
201#define FAT_ENV_INTERFACE "mmc"
202#define FAT_ENV_FILE "uboot.env"
203#define FAT_ENV_DEVICE_AND_PART "0"
204#define CONFIG_ENV_SIZE 0x4000
Bo Shenf7fa2f32012-07-05 17:21:46 +0000205#endif
206
Wu, Joshb7e31292012-11-02 00:17:27 +0000207#ifdef CONFIG_SYS_USE_MMC
208#define CONFIG_BOOTARGS "mem=128M console=ttyS0,115200 " \
209 "mtdparts=atmel_nand:" \
210 "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \
211 "root=/dev/mmcblk0p2 " \
212 "rw rootfstype=ext4 rootwait"
213#else
Bo Shen0c58cfa2013-02-20 00:16:25 +0000214#define CONFIG_BOOTARGS \
215 "console=ttyS0,115200 earlyprintk " \
216 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
217 "256k(env),256k(env_redundant),256k(spare)," \
218 "512k(dtb),6M(kernel)ro,-(rootfs) " \
219 "rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs rw"
Wu, Joshb7e31292012-11-02 00:17:27 +0000220#endif
Bo Shenf7fa2f32012-07-05 17:21:46 +0000221
222#define CONFIG_BAUDRATE 115200
223
Bo Shenf7fa2f32012-07-05 17:21:46 +0000224#define CONFIG_SYS_CBSIZE 256
225#define CONFIG_SYS_MAXARGS 16
Bo Shenf7fa2f32012-07-05 17:21:46 +0000226#define CONFIG_SYS_LONGHELP
227#define CONFIG_CMDLINE_EDITING
228#define CONFIG_AUTO_COMPLETE
229#define CONFIG_SYS_HUSH_PARSER
230
231/*
232 * Size of malloc() pool
233 */
234#define CONFIG_SYS_MALLOC_LEN (512 * 1024 + 0x1000)
235
Bo Shend85e8912015-03-27 14:23:35 +0800236/* SPL */
237#define CONFIG_SPL_FRAMEWORK
238#define CONFIG_SPL_TEXT_BASE 0x300000
239#define CONFIG_SPL_MAX_SIZE 0x6000
240#define CONFIG_SPL_STACK 0x308000
241
242#define CONFIG_SPL_BSS_START_ADDR 0x20000000
243#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
244#define CONFIG_SYS_SPL_MALLOC_START 0x20080000
245#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
246
247#define CONFIG_SPL_LIBCOMMON_SUPPORT
248#define CONFIG_SPL_LIBGENERIC_SUPPORT
249#define CONFIG_SPL_GPIO_SUPPORT
250#define CONFIG_SPL_SERIAL_SUPPORT
251
252#define CONFIG_SPL_BOARD_INIT
253#define CONFIG_SYS_MONITOR_LEN (512 << 10)
254
255#define CONFIG_SYS_MASTER_CLOCK 132096000
256#define CONFIG_SYS_AT91_PLLA 0x20c73f03
257#define CONFIG_SYS_MCKR 0x1301
258#define CONFIG_SYS_MCKR_CSS 0x1302
259
Bo Shend85e8912015-03-27 14:23:35 +0800260#ifdef CONFIG_SYS_USE_MMC
261#define CONFIG_SPL_LDSCRIPT arch/arm/mach-at91/arm926ejs/u-boot-spl.lds
262#define CONFIG_SPL_MMC_SUPPORT
263#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x400
264#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x200
265#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
266#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
267#define CONFIG_SPL_FAT_SUPPORT
268#define CONFIG_SPL_LIBDISK_SUPPORT
269
270#elif CONFIG_SYS_USE_NANDFLASH
271#define CONFIG_SPL_NAND_SUPPORT
272#define CONFIG_SPL_NAND_DRIVERS
273#define CONFIG_SPL_NAND_BASE
274#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
275#define CONFIG_SYS_NAND_5_ADDR_CYCLE
276#define CONFIG_SYS_NAND_PAGE_SIZE 0x800
277#define CONFIG_SYS_NAND_PAGE_COUNT 64
278#define CONFIG_SYS_NAND_OOBSIZE 64
279#define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
280#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0
281#define CONFIG_SPL_GENERATE_ATMEL_PMECC_HEADER
282
283#elif CONFIG_SYS_USE_SPIFLASH
284#define CONFIG_SPL_SPI_SUPPORT
285#define CONFIG_SPL_SPI_FLASH_SUPPORT
286#define CONFIG_SPL_SPI_LOAD
287#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8400
288
289#endif
290
Bo Shenf7fa2f32012-07-05 17:21:46 +0000291#endif