Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 0cfccb54014bf488c300dad07b9d1c07d8fcd3f2 / . / configs / rock960-rk3399_defconfig
blob: ec32e6cf0547a7a79a808d9d8a7128df2070020a [file] [log] [blame]
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_TEXT_BASE=0x00200000
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]4CONFIG_ROCKCHIP_RK3399=y
5CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]6CONFIG_ENV_OFFSET=0x3F8000
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]7CONFIG_TARGET_ROCK960_RK3399=y
8CONFIG_DEBUG_UART_BASE=0xFF1A0000
9CONFIG_DEBUG_UART_CLOCK=24000000
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]10CONFIG_DEBUG_UART=y
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]11CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-rock960.dtb"
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]12# CONFIG_DISPLAY_CPUINFO is not set
13CONFIG_DISPLAY_BOARDINFO_LATE=y
Kever Yang58ec0aa2019-08-20 11:47:02 +0800[diff] [blame]14# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]15CONFIG_SPL_STACK_R=y
Peter Robinson16359c52019-11-06 11:43:05 +0000[diff] [blame]16CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x10000
Peter Robinson16359c52019-11-06 11:43:05 +0000[diff] [blame]17CONFIG_TPL=y
Tom Rini1bac1992019-01-07 17:46:19 -0500[diff] [blame]18CONFIG_SYS_PROMPT="rock960 => "
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]19CONFIG_CMD_BOOTZ=y
20CONFIG_CMD_GPT=y
21CONFIG_CMD_MMC=y
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]22CONFIG_CMD_USB=y
23# CONFIG_CMD_SETEXPR is not set
24CONFIG_CMD_TIME=y
Tom Rinidf33f862019-08-14 08:11:27 -0400[diff] [blame]25CONFIG_CMD_PMIC=y
26CONFIG_CMD_REGULATOR=y
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]27CONFIG_SPL_OF_CONTROL=y
Tom Rini1bac1992019-01-07 17:46:19 -0500[diff] [blame]28CONFIG_DEFAULT_DEVICE_TREE="rk3399-rock960"
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]29CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
30CONFIG_ENV_IS_IN_MMC=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]31CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]32CONFIG_ROCKCHIP_GPIO=y
33CONFIG_SYS_I2C_ROCKCHIP=y
34CONFIG_MMC_DW=y
35CONFIG_MMC_DW_ROCKCHIP=y
36CONFIG_MMC_SDHCI=y
Peter Robinsonab883362019-07-01 17:05:52 +0100[diff] [blame]37CONFIG_MMC_SDHCI_SDMA=y
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]38CONFIG_MMC_SDHCI_ROCKCHIP=y
Tom Rinidf33f862019-08-14 08:11:27 -0400[diff] [blame]39CONFIG_DM_ETH=y
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]40CONFIG_PMIC_RK8XX=y
41CONFIG_REGULATOR_PWM=y
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]42CONFIG_REGULATOR_RK8XX=y
43CONFIG_PWM_ROCKCHIP=y
Tom Rini1bac1992019-01-07 17:46:19 -0500[diff] [blame]44CONFIG_BAUDRATE=1500000
45CONFIG_DEBUG_UART_SHIFT=2
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]46CONFIG_SYSRESET=y
47CONFIG_USB=y
Peter Robinson21c0a932019-07-01 17:05:54 +0100[diff] [blame]48CONFIG_USB_XHCI_HCD=y
49CONFIG_USB_XHCI_DWC3=y
50# CONFIG_USB_XHCI_ROCKCHIP is not set
Tom Rinidf33f862019-08-14 08:11:27 -0400[diff] [blame]51CONFIG_USB_EHCI_HCD=y
52CONFIG_USB_EHCI_GENERIC=y
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame^]53CONFIG_USB_DWC3=y
Tom Rinidf33f862019-08-14 08:11:27 -0400[diff] [blame]54CONFIG_ROCKCHIP_USB2_PHY=y
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame^]55CONFIG_USB_GADGET=y
Tom Rinidf33f862019-08-14 08:11:27 -0400[diff] [blame]56CONFIG_USB_HOST_ETHER=y
57CONFIG_USB_ETHER_ASIX=y
58CONFIG_USB_ETHER_ASIX88179=y
59CONFIG_USB_ETHER_MCS7830=y
60CONFIG_USB_ETHER_RTL8152=y
61CONFIG_USB_ETHER_SMSC95XX=y
Peter Robinson16359c52019-11-06 11:43:05 +0000[diff] [blame]62CONFIG_SPL_TINY_MEMSET=y
Manivannan Sadhasivam07f76872018-09-28 00:33:00 +0530[diff] [blame]63CONFIG_ERRNO_STR=y