blob: de94eb95fe96663d8ddfa25a758127c4bd1086f2 [file] [log] [blame]
Stefan Agner31b1e172018-05-30 19:01:48 +02001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
Marcel Ziswiler535800d2019-04-09 17:24:15 +02003 * Copyright 2018-2019 Toradex AG
Stefan Agner31b1e172018-05-30 19:01:48 +02004 *
5 * Configuration settings for the Colibri iMX6ULL module.
6 *
7 * based on colibri_imx7.h
8 */
9
10#ifndef __COLIBRI_IMX6ULL_CONFIG_H
11#define __COLIBRI_IMX6ULL_CONFIG_H
12
13#include "mx6_common.h"
14#define CONFIG_IOMUX_LPSR
15
Stefan Agner31b1e172018-05-30 19:01:48 +020016#define PHYS_SDRAM_SIZE SZ_512M
17
18/* Size of malloc() pool */
19#define CONFIG_SYS_MALLOC_LEN (32 * SZ_1M)
20
21/* Network */
Stefan Agner31b1e172018-05-30 19:01:48 +020022#define CONFIG_TFTP_TSIZE
23
24/* ENET1 */
25#define IMX_FEC_BASE ENET2_BASE_ADDR
26
Marcel Ziswiler535800d2019-04-09 17:24:15 +020027/* MMC Config */
Stefan Agner31b1e172018-05-30 19:01:48 +020028#define CONFIG_SYS_FSL_ESDHC_ADDR 0
29#define CONFIG_SYS_FSL_USDHC_NUM 1
30
Stefan Agner31b1e172018-05-30 19:01:48 +020031/* I2C configs */
32#define CONFIG_SYS_I2C_SPEED 100000
33
34#define CONFIG_IPADDR 192.168.10.2
35#define CONFIG_NETMASK 255.255.255.0
36#define CONFIG_SERVERIP 192.168.10.1
37
38#define FDT_FILE "imx6ull-colibri${variant}-${fdt_board}.dtb"
39
40#define MEM_LAYOUT_ENV_SETTINGS \
41 "bootm_size=0x10000000\0" \
Stefan Agnerce303822019-04-09 17:24:10 +020042 "fdt_addr_r=0x82100000\0" \
Stefan Agner31b1e172018-05-30 19:01:48 +020043 "fdt_high=0xffffffff\0" \
44 "initrd_high=0xffffffff\0" \
45 "kernel_addr_r=0x81000000\0" \
46 "pxefile_addr_r=0x87100000\0" \
Stefan Agnerce303822019-04-09 17:24:10 +020047 "ramdisk_addr_r=0x82200000\0" \
Stefan Agner31b1e172018-05-30 19:01:48 +020048 "scriptaddr=0x87000000\0"
49
50#define NFS_BOOTCMD \
51 "nfsargs=ip=:::::eth0: root=/dev/nfs\0" \
52 "nfsboot=run setup; " \
53 "setenv bootargs ${defargs} ${nfsargs} " \
54 "${setupargs} ${vidargs}; echo Booting from NFS...;" \
55 "dhcp ${kernel_addr_r} && " \
56 "tftp ${fdt_addr_r} " FDT_FILE " && " \
57 "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
58
Stefan Agner31b1e172018-05-30 19:01:48 +020059#define UBI_BOOTCMD \
60 "ubiargs=ubi.mtd=ubi root=ubi0:rootfs rw rootfstype=ubifs " \
61 "ubi.fm_autoconvert=1\0" \
62 "ubiboot=run setup; " \
63 "setenv bootargs ${defargs} ${ubiargs} " \
64 "${setupargs} ${vidargs}; echo Booting from NAND...; " \
65 "ubi part ubi &&" \
66 "ubi read ${kernel_addr_r} kernel && " \
67 "ubi read ${fdt_addr_r} dtb && " \
68 "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
69
70#define CONFIG_BOOTCOMMAND "run ubiboot; " \
71 "setenv fdtfile " FDT_FILE " && run distro_bootcmd;"
72
73#define BOOT_TARGET_DEVICES(func) \
74 func(MMC, mmc, 0) \
75 func(USB, usb, 0) \
76 func(DHCP, dhcp, na)
77#include <config_distro_bootcmd.h>
78
79#define DFU_ALT_NAND_INFO "imx6ull-bcb part 0,1;u-boot1 part 0,2;u-boot2 part 0,3;u-boot-env part 0,4;ubi partubi 0,5"
80
81#define CONFIG_EXTRA_ENV_SETTINGS \
82 BOOTENV \
83 MEM_LAYOUT_ENV_SETTINGS \
84 NFS_BOOTCMD \
Stefan Agner31b1e172018-05-30 19:01:48 +020085 UBI_BOOTCMD \
86 "console=ttymxc0\0" \
87 "defargs=user_debug=30\0" \
88 "dfu_alt_info=" DFU_ALT_NAND_INFO "\0" \
89 "fdt_board=eval-v3\0" \
90 "fdt_fixup=;\0" \
91 "ip_dyn=yes\0" \
92 "kernel_file=zImage\0" \
Tom Rinif0306a12018-07-23 10:51:13 -040093 "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
Stefan Agner31b1e172018-05-30 19:01:48 +020094 "setethupdate=if env exists ethaddr; then; else setenv ethaddr " \
95 "00:14:2d:00:00:00; fi; tftpboot ${loadaddr} " \
96 "${board}/flash_eth.img && source ${loadaddr}\0" \
97 "setsdupdate=mmc rescan && setenv interface mmc && " \
98 "fatload ${interface} 0:1 ${loadaddr} " \
99 "${board}/flash_blk.img && source ${loadaddr}\0" \
100 "setup=setenv setupargs " \
101 "console=tty1 console=${console}" \
102 ",${baudrate}n8 ${memargs} consoleblank=0\0" \
103 "setupdate=run setsdupdate || run setusbupdate || run setethupdate\0" \
104 "setusbupdate=usb start && setenv interface usb && " \
105 "fatload ${interface} 0:1 ${loadaddr} " \
106 "${board}/flash_blk.img && source ${loadaddr}\0" \
107 "splashpos=m,m\0" \
108 "videomode=video=ctfb:x:640,y:480,depth:18,pclk:39722,le:48,ri:16,up:33,lo:10,hs:96,vs:2,sync:0,vmode:0\0" \
Marcel Ziswiler7c5e4b22019-07-10 09:42:38 +0200109 "vidargs=video=mxsfb:640x480M-16@60"
Stefan Agner31b1e172018-05-30 19:01:48 +0200110
111#define CONFIG_SYS_MEMTEST_START 0x80000000
112#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x08000000)
113
114#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
115
116/* Physical Memory Map */
Stefan Agner31b1e172018-05-30 19:01:48 +0200117#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
118
119#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
120#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
121#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
122
123#define CONFIG_SYS_INIT_SP_OFFSET \
124 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
125#define CONFIG_SYS_INIT_SP_ADDR \
126 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
127
128#if defined(CONFIG_ENV_IS_IN_NAND)
129#define CONFIG_ENV_SECT_SIZE (128 * 1024)
130#define CONFIG_ENV_OFFSET (28 * CONFIG_ENV_SECT_SIZE)
131#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
132#endif
133
134/* NAND stuff */
135#define CONFIG_SYS_MAX_NAND_DEVICE 1
136/* used to initialize CONFIG_SYS_NAND_BASE_LIST which is unused */
137#define CONFIG_SYS_NAND_BASE -1
138#define CONFIG_SYS_NAND_ONFI_DETECTION
Stefan Agner31b1e172018-05-30 19:01:48 +0200139
Stefan Agner31b1e172018-05-30 19:01:48 +0200140/* USB Configs */
141#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
142
143#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
144#define CONFIG_MXC_USB_FLAGS 0
145#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
146
147#define CONFIG_IMX_THERMAL
148
149#define CONFIG_USBD_HS
150
151/* USB Device Firmware Update support */
152#define CONFIG_SYS_DFU_DATA_BUF_SIZE SZ_16M
153#define DFU_DEFAULT_POLL_TIMEOUT 300
154
Igor Opaniuk9de5eb22019-06-19 11:47:08 +0300155#if defined(CONFIG_VIDEO) || defined(CONFIG_DM_VIDEO)
Stefan Agner31b1e172018-05-30 19:01:48 +0200156#define CONFIG_VIDEO_MXS
157#define MXS_LCDIF_BASE MX6UL_LCDIF1_BASE_ADDR
158#define CONFIG_VIDEO_LOGO
159#define CONFIG_SPLASH_SCREEN
160#define CONFIG_SPLASH_SCREEN_ALIGN
161#define CONFIG_BMP_16BPP
162#define CONFIG_VIDEO_BMP_RLE8
163#define CONFIG_VIDEO_BMP_LOGO
164#endif
165
Marcel Ziswiler535800d2019-04-09 17:24:15 +0200166#endif /* __COLIBRI_IMX6ULL_CONFIG_H */