blob: d00f2480cb6a256219771f73340278ca43ec4d4a [file] [log] [blame]
Heiko Schocherca43ba12007-01-11 15:44:44 +01001/*
2 * (C) Copyright 2007
3 * Heiko Schocher, DENX Software Engineering, <hs@denx.de>.
4 *
5 * From:
6 * (C) Copyright 2003
7 * Juergen Beisert, EuroDesign embedded technologies, jbeisert@eurodsn.de
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31#undef USE_VGA_GRAPHICS
32
33/* Memory Map
Wolfgang Denk6d3e0102007-01-16 18:30:50 +010034 * 0x00000000 .... 0x03FFFFFF -> RAM (up to 128MiB)
35 * 0x74000000 .... 0x740FFFFF -> CS#6
36 * 0x74100000 .... 0x741FFFFF -> CS#7
37 * 0x74200000 .... 0x742FFFFF -> CS4# if no internal USB
38 * 0x74300000 .... 0x743FFFFF -> CS5# if no boosted IDE
39 * 0x77C00000 .... 0x77CFFFFF -> CS4# USB HC (1 MiB)
40 * 0x77D00000 .... 0x77DFFFFF -> CS1# NAND-Flash (1 MiB)
41 * 0x78000000 .... 0x78FFFFFF -> CS2# ISA-Bus Speicherzugriff (16 MiB)
42 * 0x79000000 .... 0x7900FFFF -> CS2# ISA-Bus IO-Zugriff (16 MiB, mapped: 64kiB)
43 * 0x79010000 .... 0x79FFFFFF -> CS2# ISA-Bus IO-Zugriff (mirrored)
44 * 0x7A000000 .... 0x7A0FFFFF -> CS5# IDE emulation (1MiB)
45 *
46 * 0x80000000 .... 0x9FFFFFFF -> PCI-Bus Speicherzugriff (512MiB, mapped: 1:1)
47 * 0xA0000000 .... 0xBFFFFFFF -> PCI-Bus Speicherzugriff (512MiB, mapped: 0x00000000...0x1FFFFFFF)
48 * 0xE8000000 .... 0xE800FFFF -> PCI-Bus IO-Zugriff (64kiB, translated to PCI: 0x0000...0xFFFF)
49 * 0xE8800000 .... 0xEBFFFFFF -> PCI-Bus IO-Zugriff (56MiB, translated to PCI: 0x00800000...0x3FFFFFF)
50 * 0xEED00000 .... 0xEED00003 -> PCI-Bus
51 * 0xEF400000 .... 0xEF40003F -> PCI-Bus Local Configuration Registers
52 * 0xEF40003F .... 0xEF5FFFFF -> reserved
53 * 0xEF600000 .... 0xEFFFFFFF -> 405GP internal Devices (10 MiB)
54 * 0xF0000000 .... 0xF01FFFFF -> Flash-ROM (2 MiB)
55 * 0xF0200000 .... 0xF7FFFFFF -> free for flash devices
56 * 0xF8000000 .... 0xF8000FFF -> OnChipMemory (4kiB)
57 * 0xF8001000 .... 0xFFDFFFFF -> free for flash devices
58 * 0xFFE00000 .... 0xFFFFFFFF -> BOOT-ROM (2 MiB)
59 */
Heiko Schocherca43ba12007-01-11 15:44:44 +010060
Wolfgang Denk9045f332007-06-08 10:24:58 +020061#define CONFIG_SC3 1
Heiko Schocherca43ba12007-01-11 15:44:44 +010062#define CONFIG_4xx 1
63#define CONFIG_405GP 1
64
65#define CONFIG_BOARD_EARLY_INIT_F 1
Peter Tyser3a8f28d2009-09-16 22:03:07 -050066#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r() */
Heiko Schocherca43ba12007-01-11 15:44:44 +010067
68/*
Wolfgang Denk6d3e0102007-01-16 18:30:50 +010069 * Define IDE_USES_ISA_EMULATION for slower IDE access in the ISA-IO address range
70 * If undefined, IDE access uses a seperat emulation with higher access speed.
Heiko Schocherca43ba12007-01-11 15:44:44 +010071 * Consider to inform your Linux IDE driver about the different addresses!
Jon Loeliger639221c2007-07-09 17:15:49 -050072 * IDE_USES_ISA_EMULATION is only used if you define CONFIG_CMD_IDE!
Heiko Schocherca43ba12007-01-11 15:44:44 +010073 */
74#define IDE_USES_ISA_EMULATION
75
76/*-----------------------------------------------------------------------
77 * Serial Port
78 *----------------------------------------------------------------------*/
79#define CONFIG_SERIAL_MULTI
80#undef CONFIG_SERIAL_SOFTWARE_FIFO
81/*
82 * define CONFIG_POWER_DOWN if your cpu should power down while waiting for your input
83 * Works only, if you have enabled the CONFIG_SERIAL_SOFTWARE_FIFO feature
84 */
85#if CONFIG_SERIAL_SOFTWARE_FIFO
86 #define CONFIG_POWER_DOWN
87#endif
88
89/*
90 * define CONFIG_SYS_CLK_FREQ to your base crystal clock in Hz
91 */
92#define CONFIG_SYS_CLK_FREQ 33333333
93
94/*
95 * define CONFIG_BAUDRATE to the baudrate value you want to use as default
96 */
97#define CONFIG_BAUDRATE 115200
Wolfgang Denkf11033e2007-01-15 13:41:04 +010098#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
Heiko Schocherca43ba12007-01-11 15:44:44 +010099
Wolfgang Denk1bbbbdd2007-01-16 12:46:35 +0100100#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +0100101 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
Wolfgang Denk1bbbbdd2007-01-16 12:46:35 +0100102 "echo"
103
104#undef CONFIG_BOOTARGS
105
106#define CONFIG_EXTRA_ENV_SETTINGS \
107 "netdev=eth0\0" \
108 "nfsargs=setenv bootargs root=/dev/nfs rw " \
109 "nfsroot=${serverip}:${rootpath}\0" \
110 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Heiko Schochercb482072007-01-18 11:28:51 +0100111 "nand_args=setenv bootargs root=/dev/mtdblock5 rw" \
112 "rootfstype=jffs2\0" \
Wolfgang Denk1bbbbdd2007-01-16 12:46:35 +0100113 "addip=setenv bootargs ${bootargs} " \
114 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
115 ":${hostname}:${netdev}:off panic=1\0" \
Wolfgang Denka7090b92007-03-13 16:05:55 +0100116 "addcons=setenv bootargs ${bootargs} " \
117 "console=ttyS0,${baudrate}\0" \
118 "flash_nfs=run nfsargs addip addcons;" \
Wolfgang Denk1bbbbdd2007-01-16 12:46:35 +0100119 "bootm ${kernel_addr}\0" \
Wolfgang Denka7090b92007-03-13 16:05:55 +0100120 "flash_nand=run nand_args addip addcons;bootm ${kernel_addr}\0" \
121 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addcons;" \
122 "bootm\0" \
Wolfgang Denk1bbbbdd2007-01-16 12:46:35 +0100123 "rootpath=/opt/eldk/ppc_4xx\0" \
124 "bootfile=/tftpboot/sc3/uImage\0" \
Heiko Schocherd0b6e142007-01-19 18:05:26 +0100125 "u-boot=/tftpboot/sc3/u-boot.bin\0" \
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200126 "setup=tftp 200000 /tftpboot/sc3/setup.img;source 200000\0" \
Wolfgang Denk1bbbbdd2007-01-16 12:46:35 +0100127 "kernel_addr=FFE08000\0" \
128 ""
129#undef CONFIG_BOOTCOMMAND
130
Heiko Schocherca43ba12007-01-11 15:44:44 +0100131#define CONFIG_SILENT_CONSOLE 1 /* enable silent startup */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100133
134#if 1 /* feel free to disable for development */
135#define CONFIG_AUTOBOOT_KEYED /* Enable password protection */
Wolfgang Denkc37207d2008-07-16 16:38:59 +0200136#define CONFIG_AUTOBOOT_PROMPT \
137 "\nSC3 - booting... stop with ENTER\n"
Wolfgang Denk9045f332007-06-08 10:24:58 +0200138#define CONFIG_AUTOBOOT_DELAY_STR "\r" /* 1st "password" */
139#define CONFIG_AUTOBOOT_DELAY_STR2 "\n" /* 1st "password" */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100140#endif
141
142/*
143 * define CONFIG_BOOTCOMMAND to the autoboot commands. They will running after
144 * the CONFIG_BOOTDELAY delay to boot your machine
145 */
146#define CONFIG_BOOTCOMMAND "bootp;dcache on;bootm"
147
148/*
149 * define CONFIG_BOOTARGS to the default kernel parameters. They will used if you don't
150 * set different values at the u-boot prompt
151 */
152#ifdef USE_VGA_GRAPHICS
153 #define CONFIG_BOOTARGS "root=/dev/nfs rw ip=bootp nfsroot=/tftpboot/solidcard3re"
154#else
155 #define CONFIG_BOOTARGS "console=ttyS0,115200 root=/dev/nfs rw ip=bootp"
156#endif
157/*
158 * Is the USB host controller assembled? If yes define CONFIG_ISP1161_PRESENT
159 * This reserves memory bank #4 for this purpose
160 */
161#undef CONFIG_ISP1161_PRESENT
162
163#undef CONFIG_LOADS_ECHO /* no echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200164#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100165
166#define CONFIG_NET_MULTI
167/* #define CONFIG_EEPRO100_SROM_WRITE */
168/* #define CONFIG_SHOW_MAC */
169#define CONFIG_EEPRO100
Ben Warren96e21f82008-10-27 23:50:15 -0700170
171#define CONFIG_PPC4xx_EMAC
Heiko Schocherca43ba12007-01-11 15:44:44 +0100172#define CONFIG_MII 1 /* add 405GP MII PHY management */
173#define CONFIG_PHY_ADDR 1 /* the connected Phy defaults to address 1 */
174
Jon Loeliger46da1e92007-07-04 22:33:30 -0500175/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500176 * BOOTP options
177 */
178#define CONFIG_BOOTP_BOOTFILESIZE
179#define CONFIG_BOOTP_BOOTPATH
180#define CONFIG_BOOTP_GATEWAY
181#define CONFIG_BOOTP_HOSTNAME
182
183
184/*
Jon Loeliger46da1e92007-07-04 22:33:30 -0500185 * Command line configuration.
186 */
187#include <config_cmd_default.h>
Heiko Schocherca43ba12007-01-11 15:44:44 +0100188
Jon Loeliger46da1e92007-07-04 22:33:30 -0500189
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200190#define CONFIG_CMD_CACHE
Jon Loeliger46da1e92007-07-04 22:33:30 -0500191#define CONFIG_CMD_DATE
192#define CONFIG_CMD_DHCP
Jon Loeliger46da1e92007-07-04 22:33:30 -0500193#define CONFIG_CMD_ELF
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200194#define CONFIG_CMD_I2C
195#define CONFIG_CMD_IDE
196#define CONFIG_CMD_IRQ
197#define CONFIG_CMD_JFFS2
198#define CONFIG_CMD_MII
199#define CONFIG_CMD_NAND
200#define CONFIG_CMD_NET
201#define CONFIG_CMD_PCI
202#define CONFIG_CMD_PING
203#define CONFIG_CMD_SOURCE
Jon Loeliger46da1e92007-07-04 22:33:30 -0500204
Heiko Schocherca43ba12007-01-11 15:44:44 +0100205
206#undef CONFIG_WATCHDOG /* watchdog disabled */
207
208/*
209 * Miscellaneous configurable options
210 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200211#define CONFIG_SYS_LONGHELP 1 /* undef to save memory */
212#define CONFIG_SYS_PROMPT "SC3> " /* Monitor Command Prompt */
213#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100214
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200215#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100216
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
218#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100219
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
221#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100222
223/*
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224 * If CONFIG_SYS_EXT_SERIAL_CLOCK, then the UART divisor is 1.
225 * If CONFIG_SYS_405_UART_ERRATA_59, then UART divisor is 31.
226 * Otherwise, UART divisor is determined by CPU Clock and CONFIG_SYS_BASE_BAUD value.
Heiko Schocherca43ba12007-01-11 15:44:44 +0100227 * The Linux BASE_BAUD define should match this configuration.
228 * baseBaud = cpuClock/(uartDivisor*16)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200229 * If CONFIG_SYS_405_UART_ERRATA_59 and 200MHz CPU clock,
Heiko Schocherca43ba12007-01-11 15:44:44 +0100230 * set Linux BASE_BAUD to 403200.
231 *
232 * Consider the OPB clock! If it get lower the BASE_BAUD must be lower to
233 * (see 405GP datasheet for descritpion)
234 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200235#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* external serial clock */
236#undef CONFIG_SYS_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */
237#define CONFIG_SYS_BASE_BAUD 921600 /* internal clock */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100238
239/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200240#define CONFIG_SYS_BAUDRATE_TABLE \
Heiko Schocherca43ba12007-01-11 15:44:44 +0100241 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
242
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243#define CONFIG_SYS_LOAD_ADDR 0x1000000 /* default load address */
244#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100245
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100247
248/*-----------------------------------------------------------------------
249 * IIC stuff
250 *-----------------------------------------------------------------------
251 */
252#define CONFIG_HARD_I2C /* I2C with hardware support */
Wolfgang Denkf11033e2007-01-15 13:41:04 +0100253#undef CONFIG_SOFT_I2C /* I2C bit-banged */
Stefan Roesed0b0dca2010-04-01 14:37:24 +0200254#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100255
256#define I2C_INIT
257#define I2C_ACTIVE 0
258#define I2C_TRISTATE 0
259
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_SYS_I2C_SPEED 100000 /* use the standard 100kHz speed */
261#define CONFIG_SYS_I2C_SLAVE 0x7F /* mask valid bits */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100262
263#define CONFIG_RTC_DS1337
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264#define CONFIG_SYS_I2C_RTC_ADDR 0x68
Heiko Schocherca43ba12007-01-11 15:44:44 +0100265
266/*-----------------------------------------------------------------------
267 * PCI stuff
268 *-----------------------------------------------------------------------
269 */
Wolfgang Denkf11033e2007-01-15 13:41:04 +0100270#define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */
271#define PCI_HOST_FORCE 1 /* configure as pci host */
272#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100273
Wolfgang Denkf11033e2007-01-15 13:41:04 +0100274#define CONFIG_PCI /* include pci support */
275#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
276#define CONFIG_PCI_PNP /* do pci plug-and-play */
277 /* resource configuration */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100278
279/* If you want to see, whats connected to your PCI bus */
280/* #define CONFIG_PCI_SCAN_SHOW */
281
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200282#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x0000 /* PCI Vendor ID: to-do!!! */
283#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0000 /* PCI Device ID: to-do!!! */
284#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
285#define CONFIG_SYS_PCI_PTM1MS 0x80000001 /* 2GB, enable hard-wired to 1 */
286#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
287#define CONFIG_SYS_PCI_PTM2LA 0x00000000 /* disabled */
288#define CONFIG_SYS_PCI_PTM2MS 0x00000000 /* disabled */
289#define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100290
291/*-----------------------------------------------------------------------
292 * External peripheral base address
293 *-----------------------------------------------------------------------
294 */
Jon Loeliger46da1e92007-07-04 22:33:30 -0500295#if !defined(CONFIG_CMD_IDE)
Heiko Schocherca43ba12007-01-11 15:44:44 +0100296
Wolfgang Denkf11033e2007-01-15 13:41:04 +0100297#undef CONFIG_IDE_LED /* no led for ide supported */
298#undef CONFIG_IDE_RESET /* no reset for ide supported */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100299
300/*-----------------------------------------------------------------------
301 * IDE/ATA stuff
302 *-----------------------------------------------------------------------
303 */
Jon Loeliger46da1e92007-07-04 22:33:30 -0500304#else
Heiko Schocherca43ba12007-01-11 15:44:44 +0100305#define CONFIG_START_IDE 1 /* check, if use IDE */
306
Wolfgang Denkf11033e2007-01-15 13:41:04 +0100307#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
308#undef CONFIG_IDE_LED /* no led for ide supported */
309#undef CONFIG_IDE_RESET /* no reset for ide supported */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100310
311#define CONFIG_ATAPI
312#define CONFIG_DOS_PARTITION
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200313#define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS*1) /* max. 1 drives per IDE bus */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100314
315#ifndef IDE_USES_ISA_EMULATION
316
317/* New and faster access */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200318#define CONFIG_SYS_ATA_BASE_ADDR 0x7A000000 /* start of ISA IO emulation */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100319
320/* How many IDE busses are available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200321#define CONFIG_SYS_IDE_MAXBUS 1
Heiko Schocherca43ba12007-01-11 15:44:44 +0100322
323/* What IDE ports are available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200324#define CONFIG_SYS_ATA_IDE0_OFFSET 0x000 /* first is available */
325#undef CONFIG_SYS_ATA_IDE1_OFFSET /* second not available */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100326
327/* access to the data port is calculated:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200328 CONFIG_SYS_ATA_BASE_ADDR + CONFIG_SYS_ATA_IDE0_OFFSET + CONFIG_SYS_ATA_DATA_OFFSET + 0 */
329#define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100330
331/* access to the registers is calculated:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200332 CONFIG_SYS_ATA_BASE_ADDR + CONFIG_SYS_ATA_IDE0_OFFSET + CONFIG_SYS_ATA_REG_OFFSET + [1..7] */
333#define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register accesses */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100334
335/* access to the alternate register is calculated:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200336 CONFIG_SYS_ATA_BASE_ADDR + CONFIG_SYS_ATA_IDE0_OFFSET + CONFIG_SYS_ATA_ALT_OFFSET + 6 */
337#define CONFIG_SYS_ATA_ALT_OFFSET 0x008 /* Offset for alternate registers */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100338
339#else /* IDE_USES_ISA_EMULATION */
340
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200341#define CONFIG_SYS_ATA_BASE_ADDR 0x79000000 /* start of ISA IO emulation */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100342
343/* How many IDE busses are available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200344#define CONFIG_SYS_IDE_MAXBUS 1
Heiko Schocherca43ba12007-01-11 15:44:44 +0100345
346/* What IDE ports are available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200347#define CONFIG_SYS_ATA_IDE0_OFFSET 0x01F0 /* first is available */
348#undef CONFIG_SYS_ATA_IDE1_OFFSET /* second not available */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100349
350/* access to the data port is calculated:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200351 CONFIG_SYS_ATA_BASE_ADDR + CONFIG_SYS_ATA_IDE0_OFFSET + CONFIG_SYS_ATA_DATA_OFFSET + 0 */
352#define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100353
354/* access to the registers is calculated:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200355 CONFIG_SYS_ATA_BASE_ADDR + CONFIG_SYS_ATA_IDE0_OFFSET + CONFIG_SYS_ATA_REG_OFFSET + [1..7] */
356#define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register accesses */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100357
358/* access to the alternate register is calculated:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200359 CONFIG_SYS_ATA_BASE_ADDR + CONFIG_SYS_ATA_IDE0_OFFSET + CONFIG_SYS_ATA_ALT_OFFSET + 6 */
360#define CONFIG_SYS_ATA_ALT_OFFSET 0x03F0 /* Offset for alternate registers */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100361
362#endif /* IDE_USES_ISA_EMULATION */
363
Jon Loeliger46da1e92007-07-04 22:33:30 -0500364#endif
Heiko Schocherca43ba12007-01-11 15:44:44 +0100365
366/*
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200367#define CONFIG_SYS_KEY_REG_BASE_ADDR 0xF0100000
368#define CONFIG_SYS_IR_REG_BASE_ADDR 0xF0200000
369#define CONFIG_SYS_FPGA_REG_BASE_ADDR 0xF0300000
Heiko Schocherca43ba12007-01-11 15:44:44 +0100370*/
371
372/*-----------------------------------------------------------------------
373 * Start addresses for the final memory configuration
374 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200375 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
Heiko Schocherca43ba12007-01-11 15:44:44 +0100376 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200377 * CONFIG_SYS_FLASH_BASE -> start address of internal flash
378 * CONFIG_SYS_MONITOR_BASE -> start of u-boot
Heiko Schocherca43ba12007-01-11 15:44:44 +0100379 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200380#define CONFIG_SYS_SDRAM_BASE 0x00000000
381#define CONFIG_SYS_FLASH_BASE 0xFFE00000
382#define CONFIG_SYS_MONITOR_BASE 0xFFFC0000 /* placed last 256k */
383#define CONFIG_SYS_MONITOR_LEN (224 * 1024) /* Reserve 224 KiB for Monitor */
384#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserve 128 KiB for malloc() */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100385
386/*
387 * For booting Linux, the board info and command line data
388 * have to be in the first 8 MiB of memory, since this is
389 * the maximum mapped by the Linux kernel during initialization.
390 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200391#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100392/*-----------------------------------------------------------------------
Wolfgang Denkf11033e2007-01-15 13:41:04 +0100393 * FLASH organization ## FIXME: lookup in datasheet
Heiko Schocherca43ba12007-01-11 15:44:44 +0100394 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200395#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
396#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100397
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200398#define CONFIG_SYS_FLASH_CFI /* flash is CFI compat. */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200399#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200400#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector */
401#define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash*/
402#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
403#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
404#define CONFIG_SYS_WRITE_SWAPPED_DATA /* swap Databytes between reading/writing */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100405
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200406#define CONFIG_ENV_IS_IN_FLASH 1
407#ifdef CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200408#define CONFIG_ENV_OFFSET 0x00000000 /* Offset of Environment Sector in bottom type */
409#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
410#define CONFIG_ENV_SECT_SIZE 0x4000 /* see README - env sector total size */
Wolfgang Denk6d3e0102007-01-16 18:30:50 +0100411
412/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200413#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
414#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Wolfgang Denk6d3e0102007-01-16 18:30:50 +0100415
Heiko Schocherca43ba12007-01-11 15:44:44 +0100416#endif
417/* let us changing anything in our environment */
418#define CONFIG_ENV_OVERWRITE
419
420/*
421 * NAND-FLASH stuff
422 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200423#define CONFIG_SYS_MAX_NAND_DEVICE 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200424#define CONFIG_SYS_NAND_BASE 0x77D00000
Heiko Schocherca43ba12007-01-11 15:44:44 +0100425
Heiko Schochercb482072007-01-18 11:28:51 +0100426#define CONFIG_JFFS2_NAND 1 /* jffs2 on nand support */
427
Wolfgang Denk51056dd2007-04-11 17:22:55 +0200428/* No command line, one static partition */
Stefan Roese68d7d652009-03-19 13:30:36 +0100429#undef CONFIG_CMD_MTDPARTS
Heiko Schochercb482072007-01-18 11:28:51 +0100430#define CONFIG_JFFS2_DEV "nand0"
Wolfgang Denk51056dd2007-04-11 17:22:55 +0200431#define CONFIG_JFFS2_PART_SIZE 0x01000000
432#define CONFIG_JFFS2_PART_OFFSET 0x00000000
Heiko Schochercb482072007-01-18 11:28:51 +0100433
Heiko Schocherca43ba12007-01-11 15:44:44 +0100434/*
435 * Init Memory Controller:
436 *
437 */
438
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200439#define FLASH_BASE0_PRELIM CONFIG_SYS_FLASH_BASE
Heiko Schocherca43ba12007-01-11 15:44:44 +0100440#define FLASH_BASE1_PRELIM 0
441
442/*-----------------------------------------------------------------------
443 * Some informations about the internal SRAM (OCM=On Chip Memory)
444 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200445 * CONFIG_SYS_OCM_DATA_ADDR -> location
446 * CONFIG_SYS_OCM_DATA_SIZE -> size
Heiko Schocherca43ba12007-01-11 15:44:44 +0100447*/
448
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200449#define CONFIG_SYS_TEMP_STACK_OCM 1
450#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
451#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
Heiko Schocherca43ba12007-01-11 15:44:44 +0100452
453/*-----------------------------------------------------------------------
454 * Definitions for initial stack pointer and data area (in DPRAM):
455 * - we are using the internal 4k SRAM, so we don't need data cache mapping
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200456 * - internal SRAM (OCM=On Chip Memory) is placed to CONFIG_SYS_OCM_DATA_ADDR
Heiko Schocherca43ba12007-01-11 15:44:44 +0100457 * - Stackpointer will be located to
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200458 * (CONFIG_SYS_INIT_RAM_ADDR&0xFFFF0000) | (CONFIG_SYS_INIT_SP_OFFSET&0x0000FFFF)
Heiko Schocherca43ba12007-01-11 15:44:44 +0100459 * in cpu/ppc4xx/start.S
460 */
461
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200462#undef CONFIG_SYS_INIT_DCACHE_CS
Heiko Schocherca43ba12007-01-11 15:44:44 +0100463/* Where the internal SRAM starts */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200464#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR
Heiko Schocherca43ba12007-01-11 15:44:44 +0100465/* Where the internal SRAM ends (only offset) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200466#define CONFIG_SYS_INIT_RAM_END 0x0F00
Heiko Schocherca43ba12007-01-11 15:44:44 +0100467
468/*
469
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200470 CONFIG_SYS_INIT_RAM_ADDR ------> ------------ lower address
Wolfgang Denkf11033e2007-01-15 13:41:04 +0100471 | |
472 | ^ |
473 | | |
474 | | Stack |
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200475 CONFIG_SYS_GBL_DATA_OFFSET ----> ------------
Wolfgang Denkf11033e2007-01-15 13:41:04 +0100476 | |
477 | 64 Bytes |
478 | |
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200479 CONFIG_SYS_INIT_RAM_END ------> ------------ higher address
Heiko Schocherca43ba12007-01-11 15:44:44 +0100480 (offset only)
481
482*/
483/* size in bytes reserved for initial data */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200484#define CONFIG_SYS_GBL_DATA_SIZE 64
485#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
Heiko Schocherca43ba12007-01-11 15:44:44 +0100486/* Initial value of the stack pointern in internal SRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200487#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Heiko Schocherca43ba12007-01-11 15:44:44 +0100488
489/*
490 * Internal Definitions
491 *
492 * Boot Flags
493 */
494#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
495#define BOOTFLAG_WARM 0x02 /* Software reboot */
496
497/* ################################################################################### */
498/* These defines will be used in cpu/ppc4xx/cpu_init.c to setup external chip selects */
499/* They are currently undefined cause they are initiaized in board/solidcard3/init.S */
500
501/* This chip select accesses the boot device */
502/* It depends on boot select switch if this device is 16 or 8 bit */
503
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200504#undef CONFIG_SYS_EBC_PB0AP
505#undef CONFIG_SYS_EBC_PB0CR
Heiko Schocherca43ba12007-01-11 15:44:44 +0100506
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200507#undef CONFIG_SYS_EBC_PB1AP
508#undef CONFIG_SYS_EBC_PB1CR
Heiko Schocherca43ba12007-01-11 15:44:44 +0100509
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200510#undef CONFIG_SYS_EBC_PB2AP
511#undef CONFIG_SYS_EBC_PB2CR
Heiko Schocherca43ba12007-01-11 15:44:44 +0100512
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200513#undef CONFIG_SYS_EBC_PB3AP
514#undef CONFIG_SYS_EBC_PB3CR
Heiko Schocherca43ba12007-01-11 15:44:44 +0100515
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200516#undef CONFIG_SYS_EBC_PB4AP
517#undef CONFIG_SYS_EBC_PB4CR
Heiko Schocherca43ba12007-01-11 15:44:44 +0100518
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200519#undef CONFIG_SYS_EBC_PB5AP
520#undef CONFIG_SYS_EBC_PB5CR
Heiko Schocherca43ba12007-01-11 15:44:44 +0100521
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200522#undef CONFIG_SYS_EBC_PB6AP
523#undef CONFIG_SYS_EBC_PB6CR
Heiko Schocherca43ba12007-01-11 15:44:44 +0100524
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200525#undef CONFIG_SYS_EBC_PB7AP
526#undef CONFIG_SYS_EBC_PB7CR
Heiko Schocherca43ba12007-01-11 15:44:44 +0100527
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200528#define CONFIG_SYS_EBC_CFG 0xb84ef000
Heiko Schochercb482072007-01-18 11:28:51 +0100529
Heiko Schocherca43ba12007-01-11 15:44:44 +0100530#define CONFIG_SDRAM_BANK0 /* use the standard SDRAM initialization */
531#undef CONFIG_SPD_EEPROM
532
533/*
534 * Define this to get more information about system configuration
535 */
536/* #define SC3_DEBUGOUT */
537#undef SC3_DEBUGOUT
538
539/***********************************************************************
540 * External peripheral base address
541 ***********************************************************************/
542
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200543#define CONFIG_SYS_ISA_MEM_BASE_ADDRESS 0x78000000
Heiko Schocherca43ba12007-01-11 15:44:44 +0100544/*
545 Die Grafik-Treiber greifen über die Adresse in diesem Macro auf den Chip zu.
546 Das funktioniert bei deren Karten, weil sie eine PCI-Bridge benutzen, die
547 das gleiche Mapping durchführen kann, wie der SC520 (also Aufteilen von IO-Zugriffen
548 auf ISA- und PCI-Zyklen)
549 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200550#define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0xE8000000
551/*#define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0x79000000 */
Heiko Schocherca43ba12007-01-11 15:44:44 +0100552
553/************************************************************
554 * Video support
555 ************************************************************/
556
557#ifdef USE_VGA_GRAPHICS
558#define CONFIG_VIDEO /* To enable video controller support */
559#define CONFIG_VIDEO_CT69000
560#define CONFIG_CFB_CONSOLE
561/* #define CONFIG_VIDEO_LOGO */
562#define CONFIG_VGA_AS_SINGLE_DEVICE
563#define CONFIG_VIDEO_SW_CURSOR
564/* #define CONFIG_VIDEO_HW_CURSOR */
565#define CONFIG_VIDEO_ONBOARD /* Video controller is on-board */
566
567#define VIDEO_HW_RECTFILL
568#define VIDEO_HW_BITBLT
569
570#endif
571
572/************************************************************
573 * Ident
574 ************************************************************/
575#define CONFIG_SC3_VERSION "r1.4"
576
577#define POST_OUT(x) (*((volatile unsigned char*)(0x79000080))=x)
578
579#endif /* __CONFIG_H */