Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 0e14cdfaf3ce3e716a993554c8803e39640f0168 / . / configs / P1010RDB-PA_SPIFLASH_defconfig
blob: fcae768acd3094d8785a737e55843484aea3570c [file] [log] [blame]
Masahiro Yamada252ed872015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0x11001000
Tom Rini98021542021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x100000
Simon Glass77d2f7f2016-09-12 23:18:41 -0600[diff] [blame]4CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glasscc4288e2016-09-12 23:18:43 -0600[diff] [blame]5CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini052170c2020-01-22 13:38:00 -0500[diff] [blame]6CONFIG_ENV_SIZE=0x2000
Tom Rini052170c2020-01-22 13:38:00 -0500[diff] [blame]7CONFIG_ENV_OFFSET=0x100000
Tom Rini556fd592020-04-28 16:15:47 -0400[diff] [blame]8CONFIG_ENV_SECT_SIZE=0x10000
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]9CONFIG_DEFAULT_DEVICE_TREE="p1010rdb-pa"
Tom Rinic5a6e9f2020-07-06 13:54:25 -0400[diff] [blame]10CONFIG_SPL_TEXT_BASE=0xD0001000
Simon Glass2a736062021-08-08 12:20:12 -0600[diff] [blame]11CONFIG_SPL_SERIAL=y
Simon Glass9ca00682021-07-10 21:14:31 -0600[diff] [blame]12CONFIG_SPL_DRIVERS_MISC=y
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]13CONFIG_SPL=y
Simon Glasse404ade2016-09-12 23:18:57 -0600[diff] [blame]14CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassea2ca7e2021-08-08 12:20:14 -0600[diff] [blame]15CONFIG_SPL_SPI=y
Masahiro Yamada252ed872015-03-12 13:24:39 +0900[diff] [blame]16CONFIG_MPC85xx=y
York Sun76016862016-11-16 13:30:06 -0800[diff] [blame]17CONFIG_TARGET_P1010RDB_PA=y
Simon Glass73223f02016-02-22 22:55:43 -0700[diff] [blame]18CONFIG_FIT=y
19CONFIG_FIT_VERBOSE=y
20CONFIG_OF_BOARD_SETUP=y
21CONFIG_OF_STDOUT_VIA_ALIAS=y
York Sun76016862016-11-16 13:30:06 -0800[diff] [blame]22CONFIG_SYS_EXTRA_OPTIONS="SPIFLASH"
Heiko Schocherbb597c02016-06-07 08:31:14 +0200[diff] [blame]23CONFIG_BOOTDELAY=10
Tom Rini970bf862021-11-10 09:11:40 -0500[diff] [blame]24CONFIG_USE_BOOTCOMMAND=y
25CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs ramdisk_size=$ramdisk_size;tftp $ramdiskaddr $ramdiskfile;tftp $loadaddr $bootfile;tftp $fdtaddr $fdtfile;bootm $loadaddr $ramdiskaddr $fdtaddr"
Simon Glassef26d602016-10-17 20:12:37 -0600[diff] [blame]26CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glassa5d67542017-01-23 13:31:20 -0700[diff] [blame]27CONFIG_BOARD_EARLY_INIT_F=y
Mario Six02ddc142018-03-28 14:38:15 +0200[diff] [blame]28CONFIG_BOARD_EARLY_INIT_R=y
Tom Rini75670c82018-02-06 12:15:38 -0500[diff] [blame]29# CONFIG_SPL_FRAMEWORK is not set
Tom Rinidb4080d2019-06-01 14:20:25 -0400[diff] [blame]30CONFIG_SPL_SPI_BOOT=y
Tom Rini8728c972017-03-13 13:48:42 -0400[diff] [blame]31CONFIG_SPL_ENV_SUPPORT=y
Simon Glass975e7cf2021-07-10 21:14:36 -0600[diff] [blame]32CONFIG_SPL_I2C=y
Simon Glass6f004ad2021-08-08 12:20:16 -0600[diff] [blame]33CONFIG_SPL_MPC8XXX_INIT_DDR=y
Tom Riniadad96e2016-04-21 21:37:19 -0400[diff] [blame]34CONFIG_HUSH_PARSER=y
Tuomas Tynkkynenad12dc12017-10-08 21:48:01 +0300[diff] [blame]35CONFIG_CMD_IMLS=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]36CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
37CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]38CONFIG_CMD_I2C=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]39CONFIG_CMD_MMC=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]40CONFIG_CMD_USB=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]41CONFIG_CMD_MII=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]42CONFIG_CMD_PING=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]43CONFIG_CMD_EXT2=y
44CONFIG_CMD_FAT=y
Tom Rini43ede0b2017-10-22 17:55:07 -0400[diff] [blame]45CONFIG_MTDIDS_DEFAULT="nand0=ff800000.flash"
46CONFIG_MTDPARTS_DEFAULT="mtdparts=ff800000.flash:2m(uboot-env),1m(dtb),5m(kernel),56m(fs),-(usr)"
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]47CONFIG_OF_CONTROL=y
Adam Forde91907a2020-07-03 06:48:56 -0500[diff] [blame]48CONFIG_ENV_OVERWRITE=y
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]49CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]50CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinifdfb17b2022-02-25 11:19:48 -0500[diff] [blame]51CONFIG_USE_BOOTFILE=y
52CONFIG_BOOTFILE="uImage"
Tom Rini0e14cdf2022-03-11 09:12:07 -0500[diff] [blame^]53CONFIG_USE_ETHPRIME=y
54CONFIG_ETHPRIME="eTSEC1"
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]55CONFIG_DM=y
Simon Glassedca8cf2022-01-31 07:49:37 -0700[diff] [blame]56CONFIG_SYS_SATA_MAX_DEVICE=2
Tom Rini28522672017-03-01 16:51:58 -0500[diff] [blame]57CONFIG_FSL_CAAM=y
Tom Riniefb5dab72021-08-21 13:50:17 -0400[diff] [blame]58CONFIG_DDR_CLK_FREQ=66666666
Tom Rinif9147d62022-02-25 11:19:53 -0500[diff] [blame]59CONFIG_CHIP_SELECTS_PER_CTRL=1
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]60CONFIG_DM_I2C=y
Tom Rini55dabcc2021-08-18 23:12:24 -0400[diff] [blame]61CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinifc8d3b92021-08-18 23:12:37 -0400[diff] [blame]62CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rini6d5d0c92021-08-18 23:12:35 -0400[diff] [blame]63CONFIG_SYS_I2C_FSL=y
64CONFIG_SYS_FSL_I2C_OFFSET=0x3000
65CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
66CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
Mario Six07dea2e2018-03-28 14:38:19 +0200[diff] [blame]67CONFIG_FSL_ESDHC=y
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame]68CONFIG_MTD=y
Masahiro Yamadae856bdc2017-02-11 22:43:54 +0900[diff] [blame]69CONFIG_MTD_NOR_FLASH=y
Adam Ford2fe88d42018-10-14 15:10:50 -0500[diff] [blame]70CONFIG_FLASH_CFI_DRIVER=y
71CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
72CONFIG_SYS_FLASH_CFI=y
Tom Rinib24550a2020-10-05 13:11:41 -0400[diff] [blame]73CONFIG_DM_SPI_FLASH=y
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]74CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng68d53422015-11-25 05:34:54 -0800[diff] [blame]75CONFIG_SPI_FLASH_SPANSION=y
Tom Rini306881a2020-04-24 15:35:53 -0400[diff] [blame]76CONFIG_PHY_ATHEROS=y
77CONFIG_PHY_BROADCOM=y
78CONFIG_PHY_DAVICOM=y
79CONFIG_PHY_LXT=y
Mario Sixa8ca5c82018-04-27 14:52:21 +0200[diff] [blame]80CONFIG_PHY_MARVELL=y
Tom Rini306881a2020-04-24 15:35:53 -0400[diff] [blame]81CONFIG_PHY_NATSEMI=y
82CONFIG_PHY_REALTEK=y
83CONFIG_PHY_SMSC=y
84CONFIG_PHY_VITESSE=y
Tom Rinib24550a2020-10-05 13:11:41 -0400[diff] [blame]85CONFIG_DM_ETH=y
86CONFIG_DM_MDIO=y
Tom Rini19893742017-08-07 22:00:34 -0400[diff] [blame]87CONFIG_PHY_GIGE=y
Simon Glassa77fda12015-08-19 09:33:43 -0600[diff] [blame]88CONFIG_E1000=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]89CONFIG_MII=y
90CONFIG_TSEC_ENET=y
Hou Zhiqiangfc888ac2020-05-01 19:06:29 +0800[diff] [blame]91CONFIG_PCIE_FSL=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]92CONFIG_DM_RTC=y
Thomas Chou9e390032015-11-19 21:48:14 +0800[diff] [blame]93CONFIG_SYS_NS16550=y
Adam Fordf1b1f772018-04-15 13:51:26 -0400[diff] [blame]94CONFIG_SPI=y
Tom Rinib24550a2020-10-05 13:11:41 -0400[diff] [blame]95CONFIG_DM_SPI=y
Bin Menge5d5d442015-11-25 05:34:53 -0800[diff] [blame]96CONFIG_FSL_ESPI=y
Tom Rini645176d2016-09-08 16:31:26 -0400[diff] [blame]97CONFIG_USB=y
Tom Rinif76750d2021-12-11 14:55:51 -0500[diff] [blame]98CONFIG_USB_EHCI_FSL=y