blob: db47a6223345cf5e1d1335f42d220a00187d3ec3 [file] [log] [blame]
Marek Vasut4157c472017-07-21 23:16:59 +02001/*
2 * Device Tree Source for the M3ULCB (R-Car Starter Kit Pro) board
3 *
4 * Copyright (C) 2016 Renesas Electronics Corp.
5 * Copyright (C) 2016 Cogent Embedded, Inc.
6 *
Marek Vasut62b2bb52017-11-29 04:27:36 +01007 * SPDX-License-Identifier: GPL-2.0
Marek Vasut4157c472017-07-21 23:16:59 +02008 */
9
10/dts-v1/;
11#include "r8a7796.dtsi"
Marek Vasut37a79082017-09-12 23:01:51 +020012#include "ulcb.dtsi"
Marek Vasut4157c472017-07-21 23:16:59 +020013
14/ {
15 model = "Renesas M3ULCB board based on r8a7796";
16 compatible = "renesas,m3ulcb", "renesas,r8a7796";
17
Marek Vasut4157c472017-07-21 23:16:59 +020018 memory@48000000 {
19 device_type = "memory";
20 /* first 128MB is reserved for secure area. */
21 reg = <0x0 0x48000000 0x0 0x38000000>;
22 };
23
Marek Vasut37a79082017-09-12 23:01:51 +020024 memory@600000000 {
25 device_type = "memory";
26 reg = <0x6 0x00000000 0x0 0x40000000>;
Marek Vasut4157c472017-07-21 23:16:59 +020027 };
Marek Vasut4157c472017-07-21 23:16:59 +020028};
Marek Vasut62b2bb52017-11-29 04:27:36 +010029
30&du {
31 clocks = <&cpg CPG_MOD 724>,
32 <&cpg CPG_MOD 723>,
33 <&cpg CPG_MOD 722>,
34 <&cpg CPG_MOD 727>,
35 <&versaclock5 1>,
36 <&versaclock5 3>,
37 <&versaclock5 2>;
38 clock-names = "du.0", "du.1", "du.2", "lvds.0",
39 "dclkin.0", "dclkin.1", "dclkin.2";
40};