blob: 1ae73d27777a786566d3d9267187d65184f90685 [file] [log] [blame]
Rajeshwari Shinde91dffb12012-07-23 21:23:52 +00001/*
2 * Copyright (C) 2012 Samsung Electronics
3 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Rajeshwari Shinde91dffb12012-07-23 21:23:52 +00005 */
6
7#ifndef _S3C24X0_I2C_H
8#define _S3C24X0_I2C_H
9
10struct s3c24x0_i2c {
11 u32 iiccon;
12 u32 iicstat;
13 u32 iicadd;
14 u32 iicds;
15 u32 iiclc;
16};
Rajeshwari Shindea9d2ae72012-12-26 20:03:12 +000017
Naveen Krishna Ch296a4612013-10-15 16:02:44 +053018struct exynos5_hsi2c {
19 u32 usi_ctl;
20 u32 usi_fifo_ctl;
21 u32 usi_trailing_ctl;
22 u32 usi_clk_ctl;
23 u32 usi_clk_slot;
24 u32 spi_ctl;
25 u32 uart_ctl;
26 u32 res1;
27 u32 usi_int_en;
28 u32 usi_int_stat;
29 u32 usi_modem_stat;
30 u32 usi_error_stat;
31 u32 usi_fifo_stat;
32 u32 usi_txdata;
33 u32 usi_rxdata;
34 u32 res2;
35 u32 usi_conf;
36 u32 usi_auto_conf;
37 u32 usi_timeout;
38 u32 usi_manual_cmd;
39 u32 usi_trans_status;
40 u32 usi_timing_hs1;
41 u32 usi_timing_hs2;
42 u32 usi_timing_hs3;
43 u32 usi_timing_fs1;
44 u32 usi_timing_fs2;
45 u32 usi_timing_fs3;
46 u32 usi_timing_sla;
47 u32 i2c_addr;
48};
49
Rajeshwari Shindea9d2ae72012-12-26 20:03:12 +000050struct s3c24x0_i2c_bus {
Simon Glass940dd162013-10-15 16:02:10 +053051 bool active; /* port is active and available */
Rajeshwari Shindea9d2ae72012-12-26 20:03:12 +000052 int node; /* device tree node */
53 int bus_num; /* i2c bus number */
54 struct s3c24x0_i2c *regs;
Naveen Krishna Ch296a4612013-10-15 16:02:44 +053055 struct exynos5_hsi2c *hsregs;
56 int is_highspeed; /* High speed type, rather than I2C */
57 unsigned clock_frequency;
Rajeshwari Shinded04df3c2013-01-13 19:49:36 +000058 int id;
Naveen Krishna Ch296a4612013-10-15 16:02:44 +053059 unsigned clk_cycle;
60 unsigned clk_div;
Rajeshwari Shindea9d2ae72012-12-26 20:03:12 +000061};
Rajeshwari Shinde91dffb12012-07-23 21:23:52 +000062#endif /* _S3C24X0_I2C_H */