blob: ea276a35893fcee21582146ac3a6510e1295576f [file] [log] [blame]
Dirk Eibachab4c62c2009-07-27 08:49:48 +02001/*
2 * (C) Copyright 2008-2009
3 * Stefan Roese, DENX Software Engineering, sr@denx.de.
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Dirk Eibachab4c62c2009-07-27 08:49:48 +02006 */
7
8#include <common.h>
9#include <asm/ppc4xx_config.h>
10
11struct ppc4xx_config ppc4xx_config_val[] = {
12 {
13 "600-nor", "NOR CPU: 600 PLB: 200 OPB: 100 EBC: 100",
14 {
15 0x86, 0x80, 0xce, 0x1f, 0x79, 0x80, 0x00, 0xa0,
16 0x40, 0x08, 0x23, 0x50, 0x0d, 0x05, 0x00, 0x00
17 }
18 },
19 {
20 "600-nand", "NAND CPU: 600 PLB: 200 OPB: 100 EBC: 100",
21 {
22 0x86, 0x80, 0xce, 0x1f, 0x79, 0x90, 0x01, 0xa0,
23 0xa0, 0xe8, 0x23, 0x58, 0x0d, 0x05, 0x00, 0x00
24 }
25 },
26 {
27 "800-nor", "NOR CPU: 800 PLB: 200 OPB: 100 EBC: 100",
28 {
29 0x86, 0x80, 0xba, 0x14, 0x99, 0x80, 0x00, 0xa0,
30 0x40, 0x08, 0x23, 0x50, 0x0d, 0x05, 0x00, 0x00
31 }
32 },
33 {
34 "800-nand", "NAND CPU: 800 PLB: 200 OPB: 100 EBC: 100",
35 {
36 0x86, 0x80, 0xba, 0x14, 0x99, 0x90, 0x01, 0xa0,
37 0xa0, 0xe8, 0x23, 0x58, 0x0d, 0x05, 0x00, 0x00
38 }
39 },
40 {
41 "1000-nor", "NOR CPU:1000 PLB: 200 OPB: 100 EBC: 100",
42 {
43 0x86, 0x82, 0x96, 0x19, 0xb9, 0x80, 0x00, 0xa0,
44 0x40, 0x08, 0x23, 0x50, 0x0d, 0x05, 0x00, 0x00
45 }
46 },
47 {
48 "1000-nand", "NAND CPU:1000 PLB: 200 OPB: 100 EBC: 100",
49 {
50 0x86, 0x82, 0x96, 0x19, 0xb9, 0x90, 0x01, 0xa0,
51 0xa0, 0xe8, 0x23, 0x58, 0x0d, 0x05, 0x00, 0x00
52 }
53 },
54 {
55 "1066-nor", "NOR CPU:1066 PLB: 266 OPB: 88 EBC: 88",
56 {
57 0x86, 0x80, 0xb3, 0x01, 0x9d, 0x80, 0x00, 0xa0,
58 0x40, 0x08, 0x23, 0x50, 0x0d, 0x05, 0x00, 0x00
59 }
60 },
61 {
62 "1066-nand", "NAND CPU:1066 PLB: 266 OPB: 88 EBC: 88",
63 {
64 0x86, 0x80, 0xb3, 0x01, 0x9d, 0x90, 0x01, 0xa0,
65 0xa0, 0xe8, 0x23, 0x58, 0x0d, 0x05, 0x00, 0x00
66 }
67 },
68};
69
70int ppc4xx_config_count = ARRAY_SIZE(ppc4xx_config_val);