blob: 5f1743b2ff3a2dab5048a43ce88e4c663acbc06b [file] [log] [blame]
Wolfgang Denk84c960c2006-03-12 23:17:31 +01001/*
2 * Copyright (C) 2005 Arabella Software Ltd.
3 * Yuli Barcohen <yuli@arabellasw.com>
4 *
5 * Support for Embedded Planet EP88x boards.
6 * Tested on EP88xC with MPC885 CPU, 64MB SDRAM and 16MB flash.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29#define CONFIG_MPC885
30
31#define CONFIG_EP88X /* Embedded Planet EP88x board */
32
33#define CONFIG_BOARD_EARLY_INIT_F /* Call board_early_init_f */
34
35/* Allow serial number (serial#) and MAC address (ethaddr) to be overwritten */
36#define CONFIG_ENV_OVERWRITE
37
38#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
39#define CONFIG_BAUDRATE 38400
40
41#define CONFIG_ETHER_ON_FEC1 /* Enable Ethernet on FEC1 */
42#define CONFIG_ETHER_ON_FEC2 /* Enable Ethernet on FEC2 */
43#if defined(CONFIG_ETHER_ON_FEC1) || defined(CONFIG_ETHER_ON_FEC2)
44#define CFG_DISCOVER_PHY
TsiChung Liew0f3ba7e2008-03-30 01:22:13 -050045#define CONFIG_MII_INIT 1
Wolfgang Denk84c960c2006-03-12 23:17:31 +010046#define FEC_ENET
47#endif /* CONFIG_FEC_ENET */
48
49#define CONFIG_8xx_OSCLK 10000000 /* 10 MHz oscillator on EXTCLK */
50#define CONFIG_8xx_CPUCLK_DEFAULT 100000000
51#define CFG_8xx_CPUCLK_MIN 40000000
52#define CFG_8xx_CPUCLK_MAX 133000000
53
Jon Loeligerdcaa7152007-07-07 20:56:05 -050054/*
Jon Loeliger11799432007-07-10 09:02:57 -050055 * BOOTP options
56 */
57#define CONFIG_BOOTP_BOOTFILESIZE
58#define CONFIG_BOOTP_BOOTPATH
59#define CONFIG_BOOTP_GATEWAY
60#define CONFIG_BOOTP_HOSTNAME
61
62
63/*
Jon Loeligerdcaa7152007-07-07 20:56:05 -050064 * Command line configuration.
65 */
66#include <config_cmd_default.h>
Wolfgang Denk84c960c2006-03-12 23:17:31 +010067
Jon Loeligerdcaa7152007-07-07 20:56:05 -050068#define CONFIG_CMD_DHCP
69#define CONFIG_CMD_IMMAP
70#define CONFIG_CMD_MII
71#define CONFIG_CMD_PING
72
Wolfgang Denk84c960c2006-03-12 23:17:31 +010073
74#define CONFIG_BOOTDELAY 5 /* Autoboot after 5 seconds */
75#define CONFIG_BOOTCOMMAND "bootm fe060000" /* Autoboot command */
76#define CONFIG_BOOTARGS "root=/dev/mtdblock1 rw mtdparts=phys:2M(ROM)ro,-(root)"
77
78#define CONFIG_BZIP2 /* Include support for bzip2 compressed images */
79#undef CONFIG_WATCHDOG /* Disable platform specific watchdog */
80
81/*-----------------------------------------------------------------------
82 * Miscellaneous configurable options
83 */
84#define CFG_PROMPT "=> " /* Monitor Command Prompt */
85#define CFG_HUSH_PARSER
86#define CFG_PROMPT_HUSH_PS2 "> "
87#define CFG_LONGHELP /* #undef to save memory */
88#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
89#define CFG_PBSIZE (CFG_CBSIZE + sizeof(CFG_PROMPT) + 16) /* Print Buffer Size */
90#define CFG_MAXARGS 16 /* Max number of command args */
91#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
92
93#define CFG_LOAD_ADDR 0x400000 /* Default load address */
94
95#define CFG_HZ 1000 /* Decrementer freq: 1 ms ticks */
96
97#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
98
99/*-----------------------------------------------------------------------
100 * RAM configuration (note that CFG_SDRAM_BASE must be zero)
101 */
102#define CFG_SDRAM_BASE 0x00000000
103#define CFG_SDRAM_MAX_SIZE 0x08000000 /* Up to 128 Mbyte */
104
105#define CFG_MAMR 0x00805000
106
107/*
108 * 4096 Up to 4096 SDRAM rows
109 * 1000 factor s -> ms
110 * 32 PTP (pre-divider from MPTPR)
111 * 4 Number of refresh cycles per period
112 * 64 Refresh cycle in ms per number of rows
113 */
114#define CFG_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64))
115
116#define CFG_MEMTEST_START 0x00100000 /* memtest works on */
117#define CFG_MEMTEST_END 0x00500000 /* 1 ... 5 MB in SDRAM */
118
119#define CFG_RESET_ADDRESS 0x09900000
120
121/*-----------------------------------------------------------------------
122 * For booting Linux, the board info and command line data
123 * have to be in the first 8 MB of memory, since this is
124 * the maximum mapped by the Linux kernel during initialization.
125 */
126#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
127
128#define CFG_MONITOR_BASE TEXT_BASE
129#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 KB for Monitor */
130#ifdef CONFIG_BZIP2
131#define CFG_MALLOC_LEN (4096 << 10) /* Reserve ~4 MB for malloc() */
132#else
133#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 KB for malloc() */
134#endif /* CONFIG_BZIP2 */
135
136/*-----------------------------------------------------------------------
137 * Flash organisation
138 */
139#define CFG_FLASH_BASE 0xFC000000
140#define CFG_FLASH_CFI /* The flash is CFI compatible */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200141#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
Wolfgang Denk84c960c2006-03-12 23:17:31 +0100142#define CFG_MAX_FLASH_BANKS 1 /* Max number of flash banks */
143#define CFG_MAX_FLASH_SECT 512 /* Max num of sects on one chip */
144
145/* Environment is in flash */
146#define CFG_ENV_IS_IN_FLASH
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200147#define CFG_ENV_SECT_SIZE 0x20000 /* We use one complete sector */
Wolfgang Denk84c960c2006-03-12 23:17:31 +0100148#define CFG_ENV_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN)
149
150#define CFG_OR0_PRELIM 0xFC000160
151#define CFG_BR0_PRELIM (CFG_FLASH_BASE | BR_PS_32 | BR_MS_GPCM | BR_V)
152
153#define CFG_DIRECT_FLASH_TFTP
154
155/*-----------------------------------------------------------------------
156 * BCSR
157 */
158#define CFG_OR3_PRELIM 0xFF0005B0
159#define CFG_BR3_PRELIM (0xFA000000 |BR_PS_16 | BR_MS_GPCM | BR_V)
160
161#define CFG_BCSR 0xFA400000
162
163/*-----------------------------------------------------------------------
164 * Internal Memory Map Register
165 */
166#define CFG_IMMR 0xF0000000
167
168/*-----------------------------------------------------------------------
169 * Definitions for initial stack pointer and data area (in DPRAM)
170 */
171#define CFG_INIT_RAM_ADDR CFG_IMMR
172#define CFG_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
173#define CFG_GBL_DATA_SIZE 128 /* Size in bytes reserved for initial data */
174#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
175#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
176
177/*-----------------------------------------------------------------------
178 * Configuration registers
179 */
180#ifdef CONFIG_WATCHDOG
181#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | \
182 SYPCR_SWF | SYPCR_SWE | SYPCR_SWRI | \
183 SYPCR_SWP)
184#else
185#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | \
186 SYPCR_SWF | SYPCR_SWP)
187#endif /* CONFIG_WATCHDOG */
188
189#define CFG_SIUMCR (SIUMCR_MLRC01 | SIUMCR_DBGC11)
190
191/* TBSCR - Time Base Status and Control Register */
192#define CFG_TBSCR (TBSCR_TBF | TBSCR_TBE)
193
194/* PISCR - Periodic Interrupt Status and Control */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200195#define CFG_PISCR PISCR_PS
Wolfgang Denk84c960c2006-03-12 23:17:31 +0100196
197/* SCCR - System Clock and reset Control Register */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200198#define SCCR_MASK SCCR_EBDF11
Wolfgang Denk84c960c2006-03-12 23:17:31 +0100199#define CFG_SCCR SCCR_RTSEL
200
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200201#define CFG_DER 0
Wolfgang Denk84c960c2006-03-12 23:17:31 +0100202
203/*-----------------------------------------------------------------------
204 * Cache Configuration
205 */
206#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx chips */
207
208/*-----------------------------------------------------------------------
209 * Internal Definitions
210 *
211 * Boot Flags
212 */
213#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from flash */
214#define BOOTFLAG_WARM 0x02 /* Software reboot */
215
216#endif /* __CONFIG_H */