blob: 9202794ab21e9c1a3cb314e36db94c9939aaaa31 [file] [log] [blame]
wdenke2211742002-11-02 23:30:20 +00001/*
wdenk414eec32005-04-02 22:37:54 +00002 * (C) Copyright 2002-2005
wdenke2211742002-11-02 23:30:20 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 *
26 * Configuration settings for the PCIPPC-6 board.
27 *
28 */
29
30/* ------------------------------------------------------------------------- */
31
32/*
33 * board/config.h - configuration options, board specific
34 */
35
36#ifndef __CONFIG_H
37#define __CONFIG_H
38
39/*
40 * High Level Configuration Options
41 * (easy to change)
42 */
43
44#define CONFIG_PCIPPC2 1 /* this is a PCIPPC2 board */
45
wdenkc837dcb2004-01-20 23:12:12 +000046#define CONFIG_BOARD_EARLY_INIT_F 1
wdenke2211742002-11-02 23:30:20 +000047#define CONFIG_MISC_INIT_R 1
48
49#define CONFIG_CONS_INDEX 1
50#define CONFIG_BAUDRATE 9600
51#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
52
wdenke2211742002-11-02 23:30:20 +000053#define CONFIG_PREBOOT ""
54#define CONFIG_BOOTDELAY 5
55
Jon Loeliger18225e82007-07-09 21:31:24 -050056/*
57 * BOOTP options
58 */
59#define CONFIG_BOOTP_SUBNETMASK
60#define CONFIG_BOOTP_GATEWAY
61#define CONFIG_BOOTP_HOSTNAME
62#define CONFIG_BOOTP_BOOTPATH
63#define CONFIG_BOOTP_BOOTFILESIZE
wdenke2211742002-11-02 23:30:20 +000064
65#define CONFIG_MAC_PARTITION
66#define CONFIG_DOS_PARTITION
67
Jon Loeligeracf02692007-07-08 14:49:44 -050068
69/*
70 * Command line configuration.
71 */
72#include <config_cmd_default.h>
73
74#define CONFIG_CMD_ASKENV
75#define CONFIG_CMD_BSP
76#define CONFIG_CMD_DATE
77#define CONFIG_CMD_DHCP
78#define CONFIG_CMD_DOC
79#define CONFIG_CMD_ELF
80#define CONFIG_CMD_NFS
81#define CONFIG_CMD_PCI
82#define CONFIG_CMD_SCSI
83#define CONFIG_CMD_SNTP
wdenke2211742002-11-02 23:30:20 +000084
85
86#define CONFIG_PCI 1
87#define CONFIG_PCI_PNP 1 /* PCI plug-and-play */
88
Jean-Christophe PLAGNIOL-VILLARDcc4a0ce2008-08-13 01:40:43 +020089#define CONFIG_NAND_LEGACY
wdenke2211742002-11-02 23:30:20 +000090
91/*
92 * Miscellaneous configurable options
93 */
94#define CFG_LONGHELP /* undef to save memory */
95#define CFG_PROMPT "=> " /* Monitor Command Prompt */
96
97#define CFG_HUSH_PARSER 1 /* use "hush" command parser */
98#ifdef CFG_HUSH_PARSER
99#define CFG_PROMPT_HUSH_PS2 "> "
100#endif
101#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
102
103/* Print Buffer Size
104 */
105#define CFG_PBSIZE (CFG_CBSIZE + sizeof(CFG_PROMPT) + 16)
106
107#define CFG_MAXARGS 64 /* max number of command args */
108#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
109#define CFG_LOAD_ADDR 0x00100000 /* Default load address */
110
111/*-----------------------------------------------------------------------
112 * Start addresses for the final memory configuration
113 * (Set up by the startup code)
114 * Please note that CFG_SDRAM_BASE _must_ start at 0
115 */
116#define CFG_SDRAM_BASE 0x00000000
117#define CFG_FLASH_BASE 0xFFF00000
118#define CFG_FLASH_MAX_SIZE 0x00100000
119/* Maximum amount of RAM.
120 */
121#define CFG_MAX_RAM_SIZE 0x20000000 /* 512Mb */
122
123#define CFG_RESET_ADDRESS 0xFFF00100
124
125#define CFG_MONITOR_BASE TEXT_BASE
126
127#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
128#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
129
130#if CFG_MONITOR_BASE >= CFG_SDRAM_BASE && \
131 CFG_MONITOR_BASE < CFG_SDRAM_BASE + CFG_MAX_RAM_SIZE
132#define CFG_RAMBOOT
133#else
134#undef CFG_RAMBOOT
135#endif
136
137#define CFG_MEMTEST_START 0x00004000 /* memtest works on */
138#define CFG_MEMTEST_END 0x02000000 /* 0 ... 32 MB in DRAM */
139
140/*-----------------------------------------------------------------------
141 * Definitions for initial stack pointer and data area
142 */
143
144/* Size in bytes reserved for initial data
145 */
146#define CFG_GBL_DATA_SIZE 128
147
148#define CFG_INIT_RAM_ADDR 0x40000000
149#define CFG_INIT_RAM_END 0x8000
150#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
151#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
152
153#define CFG_INIT_RAM_LOCK
154
155/*
156 * Temporary buffer for serial data until the real serial driver
157 * is initialised (memtest will destroy this buffer)
158 */
159#define CFG_SCONSOLE_ADDR CFG_INIT_RAM_ADDR
160#define CFG_SCONSOLE_SIZE 0x0002000
161
162/* SDRAM 0 - 256MB
163 */
164#define CFG_DBAT0L (CFG_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
165#define CFG_DBAT0U (CFG_SDRAM_BASE | \
166 BATU_BL_256M | BATU_VS | BATU_VP)
167/* SDRAM 1 - 256MB
168 */
169#define CFG_DBAT1L ((CFG_SDRAM_BASE + 0x10000000) | \
170 BATL_PP_10 | BATL_MEMCOHERENCE)
171#define CFG_DBAT1U ((CFG_SDRAM_BASE + 0x10000000) | \
172 BATU_BL_256M | BATU_VS | BATU_VP)
173
174/* Init RAM in the CPU DCache (no backing memory)
175 */
176#define CFG_DBAT2L (CFG_INIT_RAM_ADDR | \
177 BATL_PP_10 | BATL_MEMCOHERENCE)
178#define CFG_DBAT2U (CFG_INIT_RAM_ADDR | \
179 BATU_BL_128K | BATU_VS | BATU_VP)
180
181/* I/O and PCI memory at 0xf0000000
182 */
183#define CFG_DBAT3L (0xf0000000 | BATL_PP_10 | BATL_CACHEINHIBIT)
184#define CFG_DBAT3U (0xf0000000 | BATU_BL_256M | BATU_VS | BATU_VP)
185
186#define CFG_IBAT0L CFG_DBAT0L
187#define CFG_IBAT0U CFG_DBAT0U
188#define CFG_IBAT1L CFG_DBAT1L
189#define CFG_IBAT1U CFG_DBAT1U
190#define CFG_IBAT2L CFG_DBAT2L
191#define CFG_IBAT2U CFG_DBAT2U
192#define CFG_IBAT3L CFG_DBAT3L
193#define CFG_IBAT3U CFG_DBAT3U
194
195/*
196 * Low Level Configuration Settings
197 * (address mappings, register initial values, etc.)
198 * You should know what you are doing if you make changes here.
199 * For the detail description refer to the PCIPPC2 user's manual.
200 */
201#define CFG_HZ 1000
202#define CFG_BUS_HZ 100000000 /* bus speed - 100 mhz */
203#define CFG_CPU_CLK 300000000
204#define CFG_BUS_CLK 100000000
205
206/*
207 * For booting Linux, the board info and command line data
208 * have to be in the first 8 MB of memory, since this is
209 * the maximum mapped by the Linux kernel during initialization.
210 */
211#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
212
213/*-----------------------------------------------------------------------
214 * FLASH organization
215 */
216#define CFG_MAX_FLASH_BANKS 1 /* Max number of flash banks */
217#define CFG_MAX_FLASH_SECT 16 /* Max number of sectors in one bank */
218
219#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
220#define CFG_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
221
222/*
223 * Note: environment is not EMBEDDED in the U-Boot code.
224 * It's stored in flash separately.
225 */
226#define CFG_ENV_IS_IN_FLASH 1
227#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x70000)
228#define CFG_ENV_SIZE 0x1000 /* Size of the Environment */
229#define CFG_ENV_SECT_SIZE 0x10000 /* Size of the Environment Sector */
230
231/*-----------------------------------------------------------------------
232 * Cache Configuration
233 */
234#define CFG_CACHELINE_SIZE 32
Jon Loeligeracf02692007-07-08 14:49:44 -0500235#if defined(CONFIG_CMD_KGDB)
wdenke2211742002-11-02 23:30:20 +0000236# define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
237#endif
238
239/*
240 * L2 cache
241 */
242#undef CFG_L2
243#define L2_INIT (L2CR_L2SIZ_2M | L2CR_L2CLK_3 | L2CR_L2RAM_BURST | \
244 L2CR_L2OH_5 | L2CR_L2CTL | L2CR_L2WT)
245#define L2_ENABLE (L2_INIT | L2CR_L2E)
246
247/*
248 * Internal Definitions
249 *
250 * Boot Flags
251 */
252#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
253#define BOOTFLAG_WARM 0x02 /* Software reboot */
254
255/*-----------------------------------------------------------------------
256 * Disk-On-Chip configuration
257 */
258
259#define CFG_MAX_DOC_DEVICE 1 /* Max number of DOC devices */
260
261#define CFG_DOC_SUPPORT_2000
262#undef CFG_DOC_SUPPORT_MILLENNIUM
263
264/*-----------------------------------------------------------------------
265 RTC m48t59
266*/
267#define CONFIG_RTC_MK48T59
268
269#define CONFIG_WATCHDOG
270
271#define CONFIG_NET_MULTI /* Multi ethernet cards support */
272
273#define CONFIG_EEPRO100
stroese53cf9432003-06-05 15:39:44 +0000274#define CFG_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
wdenke2211742002-11-02 23:30:20 +0000275#define CONFIG_TULIP
276
277
278#define CONFIG_SCSI_SYM53C8XX
279#define CONFIG_SCSI_DEV_ID 0x000B /* 53c896 */
280#define CFG_SCSI_MAX_LUN 8 /* number of supported LUNs */
281#define CFG_SCSI_MAX_SCSI_ID 15 /* maximum SCSI ID (0..6) */
282#define CFG_SCSI_MAX_DEVICE CFG_SCSI_MAX_SCSI_ID * CFG_SCSI_MAX_LUN /* maximum Target devices */
283#define CFG_SCSI_SPIN_UP_TIME 2
284#define CFG_SCSI_SCAN_BUS_REVERSE 0
285#define CONFIG_DOS_PARTITION
286#define CONFIG_MAC_PARTITION
287#define CONFIG_ISO_PARTITION
288
wdenke2211742002-11-02 23:30:20 +0000289#endif /* __CONFIG_H */