blob: 76a675f1e4600feecc9c426c88241f0ca90a60c3 [file] [log] [blame]
Lokesh Vutla391839f2015-09-19 15:00:20 +05301/*
2 * Copyright 2013-2014 Texas Instruments, Inc.
3 *
4 * Keystone 2 Kepler/Hawking EVM device tree
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10/dts-v1/;
11
12#include "keystone.dtsi"
Lokesh Vutlaf0a3f342017-01-31 09:32:57 +053013#include "keystone-k2hk.dtsi"
Lokesh Vutla391839f2015-09-19 15:00:20 +053014
15/ {
16 compatible = "ti,k2hk-evm","ti,keystone";
17 model = "Texas Instruments Keystone 2 Kepler/Hawking EVM";
18
19 soc {
20 clocks {
21 refclksys: refclksys {
22 #clock-cells = <0>;
23 compatible = "fixed-clock";
24 clock-frequency = <122880000>;
25 clock-output-names = "refclk-sys";
26 };
27
28 refclkpass: refclkpass {
29 #clock-cells = <0>;
30 compatible = "fixed-clock";
31 clock-frequency = <122880000>;
32 clock-output-names = "refclk-pass";
33 };
34
35 refclkarm: refclkarm {
36 #clock-cells = <0>;
37 compatible = "fixed-clock";
38 clock-frequency = <125000000>;
39 clock-output-names = "refclk-arm";
40 };
41
42 refclkddr3a: refclkddr3a {
43 #clock-cells = <0>;
44 compatible = "fixed-clock";
45 clock-frequency = <100000000>;
46 clock-output-names = "refclk-ddr3a";
47 };
48
49 refclkddr3b: refclkddr3b {
50 #clock-cells = <0>;
51 compatible = "fixed-clock";
52 clock-frequency = <100000000>;
53 clock-output-names = "refclk-ddr3b";
54 };
55 };
56 };
57
58 leds {
59 compatible = "gpio-leds";
60 debug1_1 {
61 label = "keystone:green:debug1";
62 gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>; /* 12 */
63 };
64
65 debug1_2 {
66 label = "keystone:red:debug1";
67 gpios = <&gpio0 13 GPIO_ACTIVE_HIGH>; /* 13 */
68 };
69
70 debug2 {
71 label = "keystone:blue:debug2";
72 gpios = <&gpio0 14 GPIO_ACTIVE_HIGH>; /* 14 */
73 };
74
75 debug3 {
76 label = "keystone:blue:debug3";
77 gpios = <&gpio0 15 GPIO_ACTIVE_HIGH>; /* 15 */
78 };
79 };
80};
81
82&usb_phy {
83 status = "okay";
84};
85
86&usb {
87 status = "okay";
88};
89
90&aemif {
91 cs0 {
92 #address-cells = <2>;
93 #size-cells = <1>;
94 clock-ranges;
95 ranges;
96
97 ti,cs-chipselect = <0>;
98 /* all timings in nanoseconds */
99 ti,cs-min-turnaround-ns = <12>;
100 ti,cs-read-hold-ns = <6>;
101 ti,cs-read-strobe-ns = <23>;
102 ti,cs-read-setup-ns = <9>;
103 ti,cs-write-hold-ns = <8>;
104 ti,cs-write-strobe-ns = <23>;
105 ti,cs-write-setup-ns = <8>;
106
107 nand@0,0 {
108 compatible = "ti,keystone-nand","ti,davinci-nand";
109 #address-cells = <1>;
110 #size-cells = <1>;
111 reg = <0 0 0x4000000
112 1 0 0x0000100>;
113
114 ti,davinci-chipselect = <0>;
115 ti,davinci-mask-ale = <0x2000>;
116 ti,davinci-mask-cle = <0x4000>;
117 ti,davinci-mask-chipsel = <0>;
118 nand-ecc-mode = "hw";
119 ti,davinci-ecc-bits = <4>;
120 nand-on-flash-bbt;
121
122 partition@0 {
123 label = "u-boot";
124 reg = <0x0 0x100000>;
125 read-only;
126 };
127
128 partition@100000 {
129 label = "params";
130 reg = <0x100000 0x80000>;
131 read-only;
132 };
133
134 partition@180000 {
135 label = "ubifs";
136 reg = <0x180000 0x1fe80000>;
137 };
138 };
139 };
140};
141
142&i2c0 {
143 dtt@50 {
144 compatible = "at,24c1024";
145 reg = <0x50>;
146 };
147};
148
149&spi0 {
Vignesh R96368e62016-07-06 09:58:59 +0530150 status = "okay";
Lokesh Vutla391839f2015-09-19 15:00:20 +0530151 nor_flash: n25q128a11@0 {
152 #address-cells = <1>;
153 #size-cells = <1>;
Vignesh R96368e62016-07-06 09:58:59 +0530154 compatible = "Micron,n25q128a11", "spi-flash";
Lokesh Vutla391839f2015-09-19 15:00:20 +0530155 spi-max-frequency = <54000000>;
156 m25p,fast-read;
157 reg = <0>;
158
159 partition@0 {
160 label = "u-boot-spl";
161 reg = <0x0 0x80000>;
162 read-only;
163 };
164
165 partition@1 {
166 label = "misc";
167 reg = <0x80000 0xf80000>;
168 };
169 };
170};
171
172&mdio {
173 status = "ok";
174 ethphy0: ethernet-phy@0 {
175 compatible = "marvell,88E1111", "ethernet-phy-ieee802.3-c22";
176 reg = <0>;
177 };
178
179 ethphy1: ethernet-phy@1 {
180 compatible = "marvell,88E1111", "ethernet-phy-ieee802.3-c22";
181 reg = <1>;
182 };
183};