blob: 268afbb7fa389cfa2c36cdffc8c388087dda7dfa [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Sanchayan Maitye7b860f2015-04-15 16:24:26 +05302/*
Marcel Ziswiler9f9ecdf2019-03-25 17:25:01 +01003 * Copyright 2015-2019 Toradex, Inc.
Sanchayan Maitye7b860f2015-04-15 16:24:26 +05304 *
Marcel Ziswilerb891d012016-11-16 17:49:23 +01005 * Configuration settings for the Toradex VF50/VF61 modules.
Sanchayan Maitye7b860f2015-04-15 16:24:26 +05306 *
7 * Based on vf610twr.h:
8 * Copyright 2013 Freescale Semiconductor, Inc.
Sanchayan Maitye7b860f2015-04-15 16:24:26 +05309 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
14#include <asm/arch/imx-regs.h>
Marcel Ziswilerc12e4152019-03-25 17:25:02 +010015#include <linux/sizes.h>
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053016
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053017/* NAND support */
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053018#define CONFIG_SYS_MAX_NAND_DEVICE 1
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053019
20#define CONFIG_IPADDR 192.168.10.2
21#define CONFIG_NETMASK 255.255.255.0
22#define CONFIG_SERVERIP 192.168.10.1
23
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053024#define CONFIG_FDTADDR 0x84000000
25
Stefan Agner06487fd2019-03-25 17:25:03 +010026#define MEM_LAYOUT_ENV_SETTINGS \
27 "bootm_size=0x10000000\0" \
28 "fdt_addr_r=0x82000000\0" \
Stefan Agner06487fd2019-03-25 17:25:03 +010029 "kernel_addr_r=0x81000000\0" \
30 "pxefile_addr_r=0x87100000\0" \
31 "ramdisk_addr_r=0x82100000\0" \
32 "scriptaddr=0x87000000\0"
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053033
Igor Opaniuk97c42752019-12-09 12:33:32 +020034#define UBOOT_UPDATE \
35 "update_uboot=nand erase.part u-boot && " \
36 "nand write ${loadaddr} u-boot ${filesize}\0" \
37
Stefan Agner06487fd2019-03-25 17:25:03 +010038#define UBI_BOOTCMD \
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053039 "ubiargs=ubi.mtd=ubi root=ubi0:rootfs rootfstype=ubifs " \
40 "ubi.fm_autoconvert=1\0" \
41 "ubiboot=run setup; " \
42 "setenv bootargs ${defargs} ${ubiargs} ${mtdparts} " \
Philippe Schenker05cc8352022-04-08 10:07:02 +020043 "${setupargs} ${vidargs} ${tdxargs}; echo Booting from NAND...; " \
Sanchayan Maity3ed82d62016-11-25 16:19:17 +053044 "ubi part ubi && " \
45 "ubi read ${kernel_addr_r} kernel && " \
46 "ubi read ${fdt_addr_r} dtb && " \
Sanchayan Maityfaf1e622016-12-02 14:28:27 +053047 "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053048
Stefan Agner06487fd2019-03-25 17:25:03 +010049#define BOOT_TARGET_DEVICES(func) \
50 func(MMC, mmc, 0) \
51 func(USB, usb, 0) \
52 func(DHCP, dhcp, na)
53#include <config_distro_bootcmd.h>
54#undef BOOTENV_RUN_NET_USB_START
55#define BOOTENV_RUN_NET_USB_START ""
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053056
Sanchayan Maitybba97cd2015-04-17 18:56:42 +053057#define DFU_ALT_NAND_INFO "vf-bcb part 0,1;u-boot part 0,2;ubi part 0,4"
58
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053059#define CONFIG_EXTRA_ENV_SETTINGS \
Stefan Agner06487fd2019-03-25 17:25:03 +010060 BOOTENV \
61 MEM_LAYOUT_ENV_SETTINGS \
Stefan Agner06487fd2019-03-25 17:25:03 +010062 UBI_BOOTCMD \
Igor Opaniuk97c42752019-12-09 12:33:32 +020063 UBOOT_UPDATE \
Igor Opaniuk1377a772022-04-13 11:33:27 +020064 "boot_script_dhcp=boot.scr\0" \
Stefan Agner06487fd2019-03-25 17:25:03 +010065 "console=ttyLP0\0" \
Stefan Agner389d6802019-03-25 17:25:07 +010066 "defargs=user_debug=30\0" \
Stefan Agner06487fd2019-03-25 17:25:03 +010067 "dfu_alt_info=" DFU_ALT_NAND_INFO "\0" \
68 "fdt_board=eval-v3\0" \
Stefan Agner06487fd2019-03-25 17:25:03 +010069 "fdt_fixup=;\0" \
Max Krummenacher1fd988a2020-06-16 22:20:05 +030070 "kernel_image=zImage\0" \
Stefan Agner06487fd2019-03-25 17:25:03 +010071 "setsdupdate=mmc rescan && set interface mmc && " \
72 "fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \
73 "source ${loadaddr}\0" \
74 "setup=setenv setupargs console=tty1 console=${console}" \
75 ",${baudrate}n8 ${memargs}\0" \
76 "setupdate=run setsdupdate || run setusbupdate\0" \
77 "setusbupdate=usb start && set interface usb && " \
78 "fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \
79 "source ${loadaddr}\0" \
80 "splashpos=m,m\0" \
81 "video-mode=dcufb:640x480-16@60,monitor=lcd\0"
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053082
83/* Miscellaneous configurable options */
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053084
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053085/* Physical memory map */
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053086#define PHYS_SDRAM (0x80000000)
Marcel Ziswilerc12e4152019-03-25 17:25:02 +010087#define PHYS_SDRAM_SIZE (256 * SZ_1M)
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053088
89#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
90#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
91#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
92
Sanchayan Maitybba97cd2015-04-17 18:56:42 +053093/* USB Host Support */
Sanchayan Maitybba97cd2015-04-17 18:56:42 +053094
Sanchayan Maitybba97cd2015-04-17 18:56:42 +053095/* USB DFU */
Sanchayan Maitybba97cd2015-04-17 18:56:42 +053096
Sanchayan Maitye7b860f2015-04-15 16:24:26 +053097#endif /* __CONFIG_H */