blob: a04ec52716ec8dd9c2633ad8a76645f536fb73ce [file] [log] [blame]
Wolfgang Denkad5bb452007-03-06 18:08:43 +01001/*
2 * (C) Copyright 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25
26/*
27 * CPU test
28 * Shift instructions: rlwinm
29 *
30 * The test contains a pre-built table of instructions, operands and
31 * expected results. For each table entry, the test will cyclically use
32 * different sets of operand registers and result registers.
33 */
34
Wolfgang Denkad5bb452007-03-06 18:08:43 +010035#include <post.h>
36#include "cpu_asm.h"
37
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020038#if CONFIG_POST & CONFIG_SYS_POST_CPU
Wolfgang Denkad5bb452007-03-06 18:08:43 +010039
40extern void cpu_post_exec_21 (ulong *code, ulong *cr, ulong *res, ulong op1);
41extern ulong cpu_post_makecr (long v);
42
43static struct cpu_post_rlwinm_s
44{
45 ulong cmd;
46 ulong op1;
47 uchar op2;
48 uchar mb;
49 uchar me;
50 ulong res;
51} cpu_post_rlwinm_table[] =
52{
53 {
Wolfgang Denk53677ef2008-05-20 16:00:29 +020054 OP_RLWINM,
Wolfgang Denkad5bb452007-03-06 18:08:43 +010055 0xffff0000,
56 24,
57 16,
58 23,
59 0x0000ff00
60 },
61};
Mike Frysingerd2397812011-05-10 07:28:35 +000062static unsigned int cpu_post_rlwinm_size = ARRAY_SIZE(cpu_post_rlwinm_table);
Wolfgang Denkad5bb452007-03-06 18:08:43 +010063
64int cpu_post_test_rlwinm (void)
65{
66 int ret = 0;
67 unsigned int i, reg;
68 int flag = disable_interrupts();
69
70 for (i = 0; i < cpu_post_rlwinm_size && ret == 0; i++)
71 {
72 struct cpu_post_rlwinm_s *test = cpu_post_rlwinm_table + i;
73
74 for (reg = 0; reg < 32 && ret == 0; reg++)
75 {
76 unsigned int reg0 = (reg + 0) % 32;
77 unsigned int reg1 = (reg + 1) % 32;
78 unsigned int stk = reg < 16 ? 31 : 15;
Wolfgang Denk53677ef2008-05-20 16:00:29 +020079 unsigned long code[] =
Wolfgang Denkad5bb452007-03-06 18:08:43 +010080 {
81 ASM_STW(stk, 1, -4),
82 ASM_ADDI(stk, 1, -16),
83 ASM_STW(3, stk, 8),
84 ASM_STW(reg0, stk, 4),
85 ASM_STW(reg1, stk, 0),
86 ASM_LWZ(reg0, stk, 8),
87 ASM_113(test->cmd, reg1, reg0, test->op2, test->mb, test->me),
88 ASM_STW(reg1, stk, 8),
89 ASM_LWZ(reg1, stk, 0),
90 ASM_LWZ(reg0, stk, 4),
91 ASM_LWZ(3, stk, 8),
92 ASM_ADDI(1, stk, 16),
93 ASM_LWZ(stk, 1, -4),
94 ASM_BLR,
95 };
Wolfgang Denk53677ef2008-05-20 16:00:29 +020096 unsigned long codecr[] =
Wolfgang Denkad5bb452007-03-06 18:08:43 +010097 {
98 ASM_STW(stk, 1, -4),
99 ASM_ADDI(stk, 1, -16),
100 ASM_STW(3, stk, 8),
101 ASM_STW(reg0, stk, 4),
102 ASM_STW(reg1, stk, 0),
103 ASM_LWZ(reg0, stk, 8),
104 ASM_113(test->cmd, reg1, reg0, test->op2, test->mb,
105 test->me) | BIT_C,
106 ASM_STW(reg1, stk, 8),
107 ASM_LWZ(reg1, stk, 0),
108 ASM_LWZ(reg0, stk, 4),
109 ASM_LWZ(3, stk, 8),
110 ASM_ADDI(1, stk, 16),
111 ASM_LWZ(stk, 1, -4),
112 ASM_BLR,
113 };
114 ulong res;
115 ulong cr;
116
117 if (ret == 0)
118 {
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200119 cr = 0;
120 cpu_post_exec_21 (code, & cr, & res, test->op1);
Wolfgang Denkad5bb452007-03-06 18:08:43 +0100121
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200122 ret = res == test->res && cr == 0 ? 0 : -1;
Wolfgang Denkad5bb452007-03-06 18:08:43 +0100123
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200124 if (ret != 0)
125 {
Wolfgang Denkad5bb452007-03-06 18:08:43 +0100126 post_log ("Error at rlwinm test %d !\n", i);
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200127 }
Wolfgang Denkad5bb452007-03-06 18:08:43 +0100128 }
129
130 if (ret == 0)
131 {
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200132 cpu_post_exec_21 (codecr, & cr, & res, test->op1);
Wolfgang Denkad5bb452007-03-06 18:08:43 +0100133
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200134 ret = res == test->res &&
Wolfgang Denkad5bb452007-03-06 18:08:43 +0100135 (cr & 0xe0000000) == cpu_post_makecr (res) ? 0 : -1;
136
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200137 if (ret != 0)
138 {
Wolfgang Denkad5bb452007-03-06 18:08:43 +0100139 post_log ("Error at rlwinm test %d !\n", i);
140 }
141 }
142 }
143 }
144
145 if (flag)
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200146 enable_interrupts();
Wolfgang Denkad5bb452007-03-06 18:08:43 +0100147
148 return ret;
149}
150
151#endif