blob: a79a5192e076910e294d6e07f14fec21b8282c2e [file] [log] [blame]
Stephen Warren376cb1a2015-10-05 12:09:01 -06001/*
2 * (C) Copyright 2014 - 2015 Xilinx, Inc.
3 * Michal Simek <michal.simek@xilinx.com>
4 * (This file derived from arch/arm/cpu/armv8/zynqmp/cpu.c)
5 *
6 * Copyright (c) 2015, NVIDIA CORPORATION. All rights reserved.
7 *
8 * SPDX-License-Identifier: GPL-2.0+
9 */
10
11#include <common.h>
12#include <asm/system.h>
13#include <asm/armv8/mmu.h>
14
Alexander Grafb30291a2016-03-04 01:09:50 +010015static struct mm_region tegra_mem_map[] = {
16 {
York Suncd4b0c52016-06-24 16:46:22 -070017 .virt = 0x0UL,
18 .phys = 0x0UL,
Alexander Grafb30291a2016-03-04 01:09:50 +010019 .size = 0x80000000UL,
20 .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
21 PTE_BLOCK_NON_SHARE |
22 PTE_BLOCK_PXN | PTE_BLOCK_UXN
23 }, {
York Suncd4b0c52016-06-24 16:46:22 -070024 .virt = 0x80000000UL,
25 .phys = 0x80000000UL,
Stephen Warrend40d69e2016-10-10 09:50:55 -060026 .size = 0x80000000UL,
Alexander Grafb30291a2016-03-04 01:09:50 +010027 .attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
28 PTE_BLOCK_INNER_SHARE
29 }, {
30 /* List terminator */
31 0,
Stephen Warren376cb1a2015-10-05 12:09:01 -060032 }
Alexander Grafb30291a2016-03-04 01:09:50 +010033};
Stephen Warren376cb1a2015-10-05 12:09:01 -060034
Alexander Grafb30291a2016-03-04 01:09:50 +010035struct mm_region *mem_map = tegra_mem_map;