blob: 742df9c0199159fe6b4b9399d7d27ac3323935ac [file] [log] [blame]
Mike Frysinger8a9bab02008-10-12 21:41:06 -04001/*
2 * U-boot - Configuration file for CM-BF537E board
3 */
4
5#ifndef __CONFIG_CM_BF537E_H__
6#define __CONFIG_CM_BF537E_H__
7
Mike Frysingerf348ab82009-04-24 17:22:40 -04008#include <asm/config-pre.h>
Mike Frysinger8a9bab02008-10-12 21:41:06 -04009
10
11/*
12 * Processor Settings
13 */
14#define CONFIG_BFIN_CPU bf537-0.2
15#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
16
17
18/*
19 * Clock Settings
20 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
21 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
22 */
23/* CONFIG_CLKIN_HZ is any value in Hz */
24#define CONFIG_CLKIN_HZ 25000000
25/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
26/* 1 = CLKIN / 2 */
27#define CONFIG_CLKIN_HALF 0
28/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
29/* 1 = bypass PLL */
30#define CONFIG_PLL_BYPASS 0
31/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
32/* Values can range from 0-63 (where 0 means 64) */
33#define CONFIG_VCO_MULT 21
34/* CCLK_DIV controls the core clock divider */
35/* Values can be 1, 2, 4, or 8 ONLY */
36#define CONFIG_CCLK_DIV 1
37/* SCLK_DIV controls the system clock divider */
38/* Values can range from 1-15 */
39#define CONFIG_SCLK_DIV 4
40
Harald Krapfenbauerfd04a052009-10-14 08:37:32 -040041/* Decrease core voltage */
42#define CONFIG_VR_CTL_VAL (VLEV_115 | CLKBUFOE | GAIN_20 | FREQ_1000)
43
Mike Frysinger8a9bab02008-10-12 21:41:06 -040044
45/*
46 * Memory Settings
47 */
48#define CONFIG_MEM_ADD_WDTH 9
49#define CONFIG_MEM_SIZE 32
50
51#define CONFIG_EBIU_SDRRC_VAL 0x3f8
52#define CONFIG_EBIU_SDGCTL_VAL 0x9111cd
53
54#define CONFIG_EBIU_AMGCTL_VAL (AMBEN_ALL)
55#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_7 | B1RAT_11 | B1HT_2 | B1ST_3 | B0WAT_7 | B0RAT_11 | B0HT_2 | B0ST_3)
56#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_7 | B3RAT_11 | B3HT_2 | B3ST_3 | B2WAT_7 | B2RAT_11 | B2HT_2 | B2ST_3)
57
58#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
59#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
60
61
62/*
63 * Network Settings
64 */
65#ifndef __ADSPBF534__
66#define ADI_CMDS_NETWORK 1
67#define CONFIG_BFIN_MAC
68#define CONFIG_NETCONSOLE 1
69#define CONFIG_NET_MULTI 1
70#endif
71#define CONFIG_HOSTNAME cm-bf537e
72/* Uncomment next line to use fixed MAC address */
73/* #define CONFIG_ETHADDR 02:80:ad:20:31:e8 */
74
75
76/*
77 * Flash Settings
78 */
79#define CONFIG_FLASH_CFI_DRIVER
80#define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
81#define CONFIG_SYS_FLASH_BASE 0x20000000
82#define CONFIG_SYS_FLASH_CFI
83#define CONFIG_SYS_FLASH_PROTECTION
84#define CONFIG_SYS_MAX_FLASH_BANKS 1
Harald Krapfenbauerc2fbcb62009-08-18 04:49:57 -040085#define CONFIG_SYS_MAX_FLASH_SECT 35
Mike Frysinger8a9bab02008-10-12 21:41:06 -040086
87
88/*
89 * Env Storage Settings
90 */
91#define CONFIG_ENV_IS_IN_FLASH 1
92#define CONFIG_ENV_OFFSET 0x4000
93#define CONFIG_ENV_SIZE 0x2000
94#define CONFIG_ENV_SECT_SIZE 0x20000
95#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_BYPASS)
96#define ENV_IS_EMBEDDED
97#else
Mike Frysinger76d82182009-07-21 22:17:36 -040098#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
Mike Frysinger8a9bab02008-10-12 21:41:06 -040099#endif
Mike Frysinger9ff67e52009-06-14 06:29:07 -0400100#ifdef ENV_IS_EMBEDDED
101/* WARNING - the following is hand-optimized to fit within
102 * the sector before the environment sector. If it throws
103 * an error during compilation remove an object here to get
104 * it linked after the configuration sector.
105 */
106# define LDS_BOARD_TEXT \
Peter Tyserc6fb83d2010-04-12 22:28:13 -0500107 arch/blackfin/cpu/traps.o (.text .text.*); \
108 arch/blackfin/cpu/interrupt.o (.text .text.*); \
109 arch/blackfin/cpu/serial.o (.text .text.*); \
Mike Frysinger9ff67e52009-06-14 06:29:07 -0400110 common/dlmalloc.o (.text .text.*); \
Peter Tyser78acc472010-04-12 22:28:05 -0500111 lib/crc32.o (.text .text.*); \
Mike Frysinger9ff67e52009-06-14 06:29:07 -0400112 . = DEFINED(env_offset) ? env_offset : .; \
113 common/env_embedded.o (.text .text.*);
114#endif
Mike Frysinger8a9bab02008-10-12 21:41:06 -0400115
116
117/*
118 * I2C Settings
119 */
120#define CONFIG_BFIN_TWI_I2C 1
121#define CONFIG_HARD_I2C 1
Mike Frysinger8a9bab02008-10-12 21:41:06 -0400122
123
124/*
125 * Misc Settings
126 */
127#define CONFIG_BAUDRATE 115200
128#define CONFIG_MISC_INIT_R
129#define CONFIG_RTC_BFIN
130#define CONFIG_UART_CONSOLE 0
Harald Krapfenbauerfd04a052009-10-14 08:37:32 -0400131#define CONFIG_BOOTCOMMAND "run flashboot"
132#define FLASHBOOT_ENV_SETTINGS \
133 "flashboot=flread 20040000 1000000 300000;" \
134 "bootm 0x1000000\0"
Mike Frysinger8a9bab02008-10-12 21:41:06 -0400135
136
137/*
138 * Pull in common ADI header for remaining command/environment setup
139 */
140#include <configs/bfin_adi_common.h>
141
Mike Frysinger8a9bab02008-10-12 21:41:06 -0400142#endif