blob: 3a2bf339b1803c428b469d741dab6f3aac7f10fd [file] [log] [blame]
huang linbe1d5e02015-11-17 14:20:27 +08001/*
2 * (C) Copyright 2015 Rockchip Electronics Co., Ltd
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6#ifndef __CONFIG_RK3036_COMMON_H
7#define __CONFIG_RK3036_COMMON_H
8
9#include <asm/arch/hardware.h>
Jacob Chen7f35bbb2016-10-08 13:47:41 +080010#include "rockchip-common.h"
huang linbe1d5e02015-11-17 14:20:27 +080011
huang linbe1d5e02015-11-17 14:20:27 +080012#define CONFIG_NR_DRAM_BANKS 1
huang linbe1d5e02015-11-17 14:20:27 +080013#define CONFIG_SYS_MALLOC_LEN (32 << 20)
14#define CONFIG_SYS_CBSIZE 1024
15#define CONFIG_SKIP_LOWLEVEL_INIT
huang linbe1d5e02015-11-17 14:20:27 +080016
17#define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
18#define CONFIG_SYS_TIMER_BASE 0x200440a0 /* TIMER5 */
19#define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
20
21#define CONFIG_SYS_NS16550
22#define CONFIG_SYS_NS16550_MEM32
23
huang linbe1d5e02015-11-17 14:20:27 +080024#define CONFIG_SYS_TEXT_BASE 0x60000000
25#define CONFIG_SYS_INIT_SP_ADDR 0x60100000
26#define CONFIG_SYS_LOAD_ADDR 0x60800800
27#define CONFIG_SPL_STACK 0x10081fff
Philipp Tomsichb3a6cdc2017-10-10 16:21:06 +020028#define CONFIG_SPL_TEXT_BASE 0x10081000
huang linbe1d5e02015-11-17 14:20:27 +080029
30#define CONFIG_ROCKCHIP_MAX_INIT_SIZE (4 << 10)
31#define CONFIG_ROCKCHIP_CHIP_TAG "RK30"
32
huang linbe1d5e02015-11-17 14:20:27 +080033/* MMC/SD IP block */
huang linbe1d5e02015-11-17 14:20:27 +080034#define CONFIG_BOUNCE_BUFFER
35
huang linbe1d5e02015-11-17 14:20:27 +080036#define CONFIG_SYS_SDRAM_BASE 0x60000000
37#define CONFIG_NR_DRAM_BANKS 1
38#define SDRAM_BANK_SIZE (512UL << 20UL)
Kever Yang6d1970f2017-06-23 16:11:05 +080039#define SDRAM_MAX_SIZE (CONFIG_NR_DRAM_BANKS * SDRAM_BANK_SIZE)
huang linbe1d5e02015-11-17 14:20:27 +080040
41#define CONFIG_SPI_FLASH
42#define CONFIG_SPI
huang linbe1d5e02015-11-17 14:20:27 +080043#define CONFIG_SPI_FLASH_GIGADEVICE
44#define CONFIG_SF_DEFAULT_SPEED 20000000
45
huang linbe1d5e02015-11-17 14:20:27 +080046#ifndef CONFIG_SPL_BUILD
Xu Ziyuand2d763f2016-07-28 11:42:34 +080047/* usb otg */
Xu Ziyuand2d763f2016-07-28 11:42:34 +080048
jacob2.chene73e5fc2016-08-30 01:26:14 +080049/* usb mass storage */
50#define CONFIG_USB_FUNCTION_MASS_STORAGE
51#define CONFIG_CMD_USB_MASS_STORAGE
52
Kever Yang1e352122016-11-08 18:13:39 +080053/* usb host */
huang linbe1d5e02015-11-17 14:20:27 +080054#define ENV_MEM_LAYOUT_SETTINGS \
55 "scriptaddr=0x60000000\0" \
56 "pxefile_addr_r=0x60100000\0" \
57 "fdt_addr_r=0x61f00000\0" \
58 "kernel_addr_r=0x62000000\0" \
59 "ramdisk_addr_r=0x64000000\0"
60
huang linbe1d5e02015-11-17 14:20:27 +080061#include <config_distro_bootcmd.h>
62
63/* Linux fails to load the fdt if it's loaded above 512M on a evb-rk3036 board,
64 * so limit the fdt reallocation to that */
65#define CONFIG_EXTRA_ENV_SETTINGS \
66 "fdt_high=0x7fffffff\0" \
Jacob Chen73a85982016-09-19 18:46:25 +080067 "partitions=" PARTS_DEFAULT \
huang linbe1d5e02015-11-17 14:20:27 +080068 ENV_MEM_LAYOUT_SETTINGS \
69 BOOTENV
70#endif
71
Jacob Chen67171e12016-09-19 18:46:28 +080072#define CONFIG_PREBOOT
73
huang linbe1d5e02015-11-17 14:20:27 +080074#endif