blob: 85aeded40eefb3ac030cf5e1aca1b013f3db0682 [file] [log] [blame]
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +01001/*
2 * (C) Copyright 2014
3 * Dirk Eibach, Guntermann & Drunck GmbH, eibach@gdsys.de
4 *
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12/*
13 * High Level Configuration Options
14 */
15#define CONFIG_E300 1 /* E300 family */
16#define CONFIG_MPC83xx 1 /* MPC83xx family */
17#define CONFIG_MPC830x 1 /* MPC830x family */
18#define CONFIG_MPC8308 1 /* MPC8308 CPU specific */
19#define CONFIG_STRIDER 1 /* STRIDER board specific */
20
21#define CONFIG_SYS_TEXT_BASE 0xFE000000
22
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +010023#define CONFIG_BOARD_EARLY_INIT_R
24#define CONFIG_LAST_STAGE_INIT
25
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +010026#define CONFIG_FSL_ESDHC
27#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC83xx_ESDHC_ADDR
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +010028
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +010029#define CONFIG_SYS_ALT_MEMTEST
30
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +010031/*
32 * System Clock Setup
33 */
34#define CONFIG_83XX_CLKIN 33333333 /* in Hz */
35#define CONFIG_SYS_CLK_FREQ CONFIG_83XX_CLKIN
36
37/*
38 * Hardware Reset Configuration Word
39 * if CLKIN is 66.66MHz, then
40 * CSB = 133MHz, DDRC = 266MHz, LBC = 133MHz
41 * We choose the A type silicon as default, so the core is 400Mhz.
42 */
43#define CONFIG_SYS_HRCW_LOW (\
44 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
45 HRCWL_DDR_TO_SCB_CLK_2X1 |\
46 HRCWL_SVCOD_DIV_2 |\
47 HRCWL_CSB_TO_CLKIN_4X1 |\
48 HRCWL_CORE_TO_CSB_3X1)
49/*
50 * There are neither HRCWH_PCI_HOST nor HRCWH_PCI1_ARBITER_ENABLE bits
51 * in 8308's HRCWH according to the manual, but original Freescale's
52 * code has them and I've expirienced some problems using the board
53 * with BDI3000 attached when I've tried to set these bits to zero
54 * (UART doesn't work after the 'reset run' command).
55 */
56#define CONFIG_SYS_HRCW_HIGH (\
57 HRCWH_PCI_HOST |\
58 HRCWH_PCI1_ARBITER_ENABLE |\
59 HRCWH_CORE_ENABLE |\
60 HRCWH_FROM_0XFFF00100 |\
61 HRCWH_BOOTSEQ_DISABLE |\
62 HRCWH_SW_WATCHDOG_DISABLE |\
63 HRCWH_ROM_LOC_LOCAL_16BIT |\
64 HRCWH_RL_EXT_LEGACY |\
65 HRCWH_TSEC1M_IN_MII |\
66 HRCWH_TSEC2M_IN_RGMII |\
67 HRCWH_BIG_ENDIAN)
68
69/*
70 * System IO Config
71 */
72#define CONFIG_SYS_SICRH (\
73 SICRH_ESDHC_A_SD |\
74 SICRH_ESDHC_B_SD |\
75 SICRH_ESDHC_C_SD |\
76 SICRH_GPIO_A_GPIO |\
77 SICRH_GPIO_B_GPIO |\
78 SICRH_IEEE1588_A_GPIO |\
79 SICRH_USB |\
80 SICRH_GTM_GPIO |\
81 SICRH_IEEE1588_B_GPIO |\
82 SICRH_ETSEC2_GPIO |\
83 SICRH_GPIOSEL_1 |\
84 SICRH_TMROBI_V3P3 |\
85 SICRH_TSOBI1_V2P5 |\
86 SICRH_TSOBI2_V2P5) /* 0x0037f103 */
87#define CONFIG_SYS_SICRL (\
88 SICRL_SPI_PF0 |\
89 SICRL_UART_PF0 |\
90 SICRL_IRQ_PF0 |\
91 SICRL_I2C2_PF0 |\
92 SICRL_ETSEC1_TX_CLK) /* 0x00000000 */
93
94/*
95 * IMMR new address
96 */
97#define CONFIG_SYS_IMMR 0xE0000000
98
99/*
100 * SERDES
101 */
102#define CONFIG_FSL_SERDES
103#define CONFIG_FSL_SERDES1 0xe3000
104
105/*
106 * Arbiter Setup
107 */
108#define CONFIG_SYS_ACR_PIPE_DEP 3 /* Arbiter pipeline depth is 4 */
109#define CONFIG_SYS_ACR_RPTCNT 3 /* Arbiter repeat count is 4 */
110#define CONFIG_SYS_SPCR_TSECEP 3 /* eTSEC emergency priority is highest */
111
112/*
113 * DDR Setup
114 */
115#define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory */
116#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE
117#define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE
118#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05
119#define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_EN \
120 | DDRCDR_PZ_LOZ \
121 | DDRCDR_NZ_LOZ \
122 | DDRCDR_ODT \
123 | DDRCDR_Q_DRN)
124 /* 0x7b880001 */
125/*
126 * Manually set up DDR parameters
127 * consist of one chip NT5TU64M16HG from NANYA
128 */
129
130#define CONFIG_SYS_DDR_SIZE 128 /* MB */
131
132#define CONFIG_SYS_DDR_CS0_BNDS 0x00000007
133#define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \
134 | CSCONFIG_ODT_RD_NEVER \
135 | CSCONFIG_ODT_WR_ONLY_CURRENT \
136 | CSCONFIG_BANK_BIT_3 \
137 | CSCONFIG_ROW_BIT_13 | CSCONFIG_COL_BIT_10)
138 /* 0x80010102 */
139#define CONFIG_SYS_DDR_TIMING_3 0
140#define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \
141 | (0 << TIMING_CFG0_WRT_SHIFT) \
142 | (0 << TIMING_CFG0_RRT_SHIFT) \
143 | (0 << TIMING_CFG0_WWT_SHIFT) \
144 | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \
145 | (6 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \
146 | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \
147 | (2 << TIMING_CFG0_MRS_CYC_SHIFT))
148 /* 0x00260802 */
149#define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \
150 | (6 << TIMING_CFG1_ACTTOPRE_SHIFT) \
151 | (2 << TIMING_CFG1_ACTTORW_SHIFT) \
152 | (7 << TIMING_CFG1_CASLAT_SHIFT) \
153 | (9 << TIMING_CFG1_REFREC_SHIFT) \
154 | (2 << TIMING_CFG1_WRREC_SHIFT) \
155 | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \
156 | (2 << TIMING_CFG1_WRTORD_SHIFT))
157 /* 0x26279222 */
158#define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \
159 | (4 << TIMING_CFG2_CPO_SHIFT) \
160 | (3 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \
161 | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \
162 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
163 | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \
164 | (5 << TIMING_CFG2_FOUR_ACT_SHIFT))
165 /* 0x021848c5 */
166#define CONFIG_SYS_DDR_INTERVAL ((0x0824 << SDRAM_INTERVAL_REFINT_SHIFT) \
167 | (0x0100 << SDRAM_INTERVAL_BSTOPRE_SHIFT))
168 /* 0x08240100 */
169#define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \
170 | SDRAM_CFG_SDRAM_TYPE_DDR2 \
171 | SDRAM_CFG_DBW_16)
172 /* 0x43100000 */
173
174#define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */
175#define CONFIG_SYS_DDR_MODE ((0x0440 << SDRAM_MODE_ESD_SHIFT) \
176 | (0x0242 << SDRAM_MODE_SD_SHIFT))
177 /* ODT 150ohm CL=4, AL=0 on SDRAM */
178#define CONFIG_SYS_DDR_MODE2 0x00000000
179
180/*
181 * Memory test
182 */
183#define CONFIG_SYS_MEMTEST_START 0x00001000 /* memtest region */
184#define CONFIG_SYS_MEMTEST_END 0x07f00000
185
186/*
187 * The reserved memory
188 */
189#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
190
191#define CONFIG_SYS_MONITOR_LEN (384 * 1024) /* Reserve 384 kB for Mon */
192#define CONFIG_SYS_MALLOC_LEN (512 * 1024) /* Reserved for malloc */
193
194/*
195 * Initial RAM Base Address Setup
196 */
197#define CONFIG_SYS_INIT_RAM_LOCK 1
198#define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */
199#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */
200#define CONFIG_SYS_GBL_DATA_OFFSET \
201 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
202
203/*
204 * Local Bus Configuration & Clock Setup
205 */
206#define CONFIG_SYS_LCRR_DBYP LCRR_DBYP
207#define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_2
208#define CONFIG_SYS_LBC_LBCR 0x00040000
209
210/*
211 * FLASH on the Local Bus
212 */
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100213#define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */
214#define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */
215#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
216#define CONFIG_FLASH_CFI_LEGACY
217#define CONFIG_SYS_FLASH_LEGACY_512Kx16
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100218
219#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */
220#define CONFIG_SYS_FLASH_SIZE 8 /* FLASH size is up to 8M */
221#define CONFIG_SYS_FLASH_PROTECTION 1 /* Use h/w Flash protection. */
222
223/* Window base at flash base */
224#define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE
225#define CONFIG_SYS_LBLAWAR0_PRELIM (LBLAWAR_EN | LBLAWAR_8MB)
226
227#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
228 | BR_PS_16 /* 16 bit port */ \
229 | BR_MS_GPCM /* MSEL = GPCM */ \
230 | BR_V) /* valid */
231#define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \
232 | OR_UPM_XAM \
233 | OR_GPCM_CSNT \
234 | OR_GPCM_ACS_DIV2 \
235 | OR_GPCM_XACS \
236 | OR_GPCM_SCY_15 \
237 | OR_GPCM_TRLX_SET \
238 | OR_GPCM_EHTR_SET)
239
240#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
241#define CONFIG_SYS_MAX_FLASH_SECT 135
242
243#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
244#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
245
246/*
247 * FPGA
248 */
249#define CONFIG_SYS_FPGA0_BASE 0xE0600000
250#define CONFIG_SYS_FPGA0_SIZE 1 /* FPGA size is 1M */
251
252/* Window base at FPGA base */
253#define CONFIG_SYS_LBLAWBAR1_PRELIM CONFIG_SYS_FPGA0_BASE
254#define CONFIG_SYS_LBLAWAR1_PRELIM (LBLAWAR_EN | LBLAWAR_1MB)
255
256#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_FPGA0_BASE \
257 | BR_PS_16 /* 16 bit port */ \
258 | BR_MS_GPCM /* MSEL = GPCM */ \
259 | BR_V) /* valid */
Reinhard Pfaua1193572016-03-16 09:20:13 +0100260
261#define CONFIG_SYS_OR1_PRELIM (MEG_TO_AM(CONFIG_SYS_FPGA0_SIZE) \
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100262 | OR_UPM_XAM \
263 | OR_GPCM_CSNT \
Reinhard Pfaua1193572016-03-16 09:20:13 +0100264 | OR_GPCM_SCY_5 \
265 | OR_GPCM_TRLX_CLEAR \
266 | OR_GPCM_EHTR_CLEAR)
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100267
268#define CONFIG_SYS_FPGA_BASE(k) CONFIG_SYS_FPGA0_BASE
269#define CONFIG_SYS_FPGA_DONE(k) 0x0010
270
271#define CONFIG_SYS_FPGA_COUNT 1
272
273#define CONFIG_SYS_MCLINK_MAX 3
274
275#define CONFIG_SYS_FPGA_PTR \
276 { (struct ihs_fpga *)CONFIG_SYS_FPGA0_BASE, NULL, NULL, NULL }
277
278#define CONFIG_SYS_FPGA_NO_RFL_HI
279
280/*
281 * Serial Port
282 */
283#define CONFIG_CONS_INDEX 2
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100284#define CONFIG_SYS_NS16550_SERIAL
285#define CONFIG_SYS_NS16550_REG_SIZE 1
286#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
287
288#define CONFIG_SYS_BAUDRATE_TABLE \
289 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
290
291#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR + 0x4500)
292#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x4600)
293
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100294/* Pass open firmware flat tree */
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100295
296/* I2C */
297#define CONFIG_SYS_I2C
298#define CONFIG_SYS_I2C_FSL
299#define CONFIG_SYS_FSL_I2C_SPEED 400000
300#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
301#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
302
303#define CONFIG_PCA953X /* NXP PCA9554 */
Dirk Eibach47098052016-03-16 09:20:12 +0100304#define CONFIG_SYS_I2C_PCA953X_WIDTH { {0x24, 16}, {0x25, 16}, {0x26, 16}, \
305 {0x3c, 8}, {0x3d, 8}, {0x3e, 8} }
306
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100307#define CONFIG_PCA9698 /* NXP PCA9698 */
308
309#define CONFIG_SYS_I2C_IHS
310#define CONFIG_SYS_I2C_IHS_CH0
311#define CONFIG_SYS_I2C_IHS_SPEED_0 50000
312#define CONFIG_SYS_I2C_IHS_SLAVE_0 0x7F
313#define CONFIG_SYS_I2C_IHS_CH1
314#define CONFIG_SYS_I2C_IHS_SPEED_1 50000
315#define CONFIG_SYS_I2C_IHS_SLAVE_1 0x7F
316#define CONFIG_SYS_I2C_IHS_CH2
317#define CONFIG_SYS_I2C_IHS_SPEED_2 50000
318#define CONFIG_SYS_I2C_IHS_SLAVE_2 0x7F
319#define CONFIG_SYS_I2C_IHS_CH3
320#define CONFIG_SYS_I2C_IHS_SPEED_3 50000
321#define CONFIG_SYS_I2C_IHS_SLAVE_3 0x7F
322
Dirk Eibach1d2541b2016-06-02 09:05:41 +0200323#ifdef CONFIG_STRIDER_CON_DP
324#define CONFIG_SYS_I2C_IHS_DUAL
325#define CONFIG_SYS_I2C_IHS_CH0_1
326#define CONFIG_SYS_I2C_IHS_SPEED_0_1 50000
327#define CONFIG_SYS_I2C_IHS_SLAVE_0_1 0x7F
328#define CONFIG_SYS_I2C_IHS_CH1_1
329#define CONFIG_SYS_I2C_IHS_SPEED_1_1 50000
330#define CONFIG_SYS_I2C_IHS_SLAVE_1_1 0x7F
331#define CONFIG_SYS_I2C_IHS_CH2_1
332#define CONFIG_SYS_I2C_IHS_SPEED_2_1 50000
333#define CONFIG_SYS_I2C_IHS_SLAVE_2_1 0x7F
334#define CONFIG_SYS_I2C_IHS_CH3_1
335#define CONFIG_SYS_I2C_IHS_SPEED_3_1 50000
336#define CONFIG_SYS_I2C_IHS_SLAVE_3_1 0x7F
337#endif
338
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100339/*
340 * Software (bit-bang) I2C driver configuration
341 */
342#define CONFIG_SYS_I2C_SOFT
343#define CONFIG_SOFT_I2C_READ_REPEATED_START
344#define CONFIG_SYS_I2C_SOFT_SPEED 50000
345#define CONFIG_SYS_I2C_SOFT_SLAVE 0x7F
346#define I2C_SOFT_DECLARATIONS2
347#define CONFIG_SYS_I2C_SOFT_SPEED_2 50000
348#define CONFIG_SYS_I2C_SOFT_SLAVE_2 0x7F
349#define I2C_SOFT_DECLARATIONS3
350#define CONFIG_SYS_I2C_SOFT_SPEED_3 50000
351#define CONFIG_SYS_I2C_SOFT_SLAVE_3 0x7F
352#define I2C_SOFT_DECLARATIONS4
353#define CONFIG_SYS_I2C_SOFT_SPEED_4 50000
354#define CONFIG_SYS_I2C_SOFT_SLAVE_4 0x7F
Dirk Eibach1d2541b2016-06-02 09:05:41 +0200355#if defined(CONFIG_STRIDER_CON) || defined(CONFIG_STRIDER_CON_DP)
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100356#define I2C_SOFT_DECLARATIONS5
357#define CONFIG_SYS_I2C_SOFT_SPEED_5 50000
358#define CONFIG_SYS_I2C_SOFT_SLAVE_5 0x7F
359#define I2C_SOFT_DECLARATIONS6
360#define CONFIG_SYS_I2C_SOFT_SPEED_6 50000
361#define CONFIG_SYS_I2C_SOFT_SLAVE_6 0x7F
362#define I2C_SOFT_DECLARATIONS7
363#define CONFIG_SYS_I2C_SOFT_SPEED_7 50000
364#define CONFIG_SYS_I2C_SOFT_SLAVE_7 0x7F
365#define I2C_SOFT_DECLARATIONS8
366#define CONFIG_SYS_I2C_SOFT_SPEED_8 50000
367#define CONFIG_SYS_I2C_SOFT_SLAVE_8 0x7F
368#endif
Dirk Eibach1d2541b2016-06-02 09:05:41 +0200369#ifdef CONFIG_STRIDER_CON_DP
370#define I2C_SOFT_DECLARATIONS9
371#define CONFIG_SYS_I2C_SOFT_SPEED_9 50000
372#define CONFIG_SYS_I2C_SOFT_SLAVE_9 0x7F
373#define I2C_SOFT_DECLARATIONS10
374#define CONFIG_SYS_I2C_SOFT_SPEED_10 50000
375#define CONFIG_SYS_I2C_SOFT_SLAVE_10 0x7F
376#define I2C_SOFT_DECLARATIONS11
377#define CONFIG_SYS_I2C_SOFT_SPEED_11 50000
378#define CONFIG_SYS_I2C_SOFT_SLAVE_11 0x7F
379#define I2C_SOFT_DECLARATIONS12
380#define CONFIG_SYS_I2C_SOFT_SPEED_12 50000
381#define CONFIG_SYS_I2C_SOFT_SLAVE_12 0x7F
382#endif
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100383
384#ifdef CONFIG_STRIDER_CON
385#define CONFIG_SYS_ICS8N3QV01_I2C {5, 6, 7, 8}
386#define CONFIG_SYS_CH7301_I2C {5, 6, 7, 8}
387#define CONFIG_SYS_ADV7611_I2C {5, 6, 7, 8}
388#define CONFIG_SYS_DP501_I2C {1, 2, 3, 4}
389#define CONFIG_STRIDER_FANS { {10, 0x4c}, {11, 0x4c}, \
390 {12, 0x4c} }
Dirk Eibach1d2541b2016-06-02 09:05:41 +0200391#elif defined(CONFIG_STRIDER_CON_DP)
392#define CONFIG_SYS_ICS8N3QV01_I2C {13, 14, 15, 16, 17, 18, 19, 20}
393#define CONFIG_SYS_CH7301_I2C {1, 3, 5, 7}
394#define CONFIG_SYS_ADV7611_I2C {1, 3, 5, 7}
395#define CONFIG_SYS_DP501_I2C {1, 3, 5, 7, 2, 4, 6, 8}
396#define CONFIG_STRIDER_FANS { {10, 0x4c}, {11, 0x4c}, \
397 {12, 0x4c} }
Dirk Eibach145510c2016-06-02 09:05:42 +0200398#elif defined(CONFIG_STRIDER_CPU_DP)
399#define CONFIG_SYS_CH7301_I2C {1, 2, 3, 4}
400#define CONFIG_SYS_ADV7611_I2C {1, 2, 3, 4}
401#define CONFIG_SYS_DP501_I2C {1, 2, 3, 4}
402#define CONFIG_STRIDER_FANS { {6, 0x4c}, {7, 0x4c}, \
403 {8, 0x4c} }
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100404#else
405#define CONFIG_SYS_CH7301_I2C {1, 2, 3, 4}
406#define CONFIG_SYS_ADV7611_I2C {1, 2, 3, 4}
407#define CONFIG_SYS_DP501_I2C {1, 2, 3, 4}
408#define CONFIG_STRIDER_FANS { {2, 0x18}, {3, 0x18}, \
409 {4, 0x18} }
410#endif
411
412#ifndef __ASSEMBLY__
413void fpga_gpio_set(unsigned int bus, int pin);
414void fpga_gpio_clear(unsigned int bus, int pin);
415int fpga_gpio_get(unsigned int bus, int pin);
Dirk Eibach1d2541b2016-06-02 09:05:41 +0200416void fpga_control_set(unsigned int bus, int pin);
417void fpga_control_clear(unsigned int bus, int pin);
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100418#endif
419
420#ifdef CONFIG_STRIDER_CON
421#define I2C_SDA_GPIO ((I2C_ADAP_HWNR > 3) ? 0x0200 : 0x0040)
422#define I2C_SCL_GPIO ((I2C_ADAP_HWNR > 3) ? 0x0100 : 0x0020)
423#define I2C_FPGA_IDX ((I2C_ADAP_HWNR > 3) ? \
424 (I2C_ADAP_HWNR - 4) : I2C_ADAP_HWNR)
Dirk Eibach1d2541b2016-06-02 09:05:41 +0200425#elif defined(CONFIG_STRIDER_CON_DP)
426#define I2C_SDA_GPIO ((I2C_ADAP_HWNR > 3) ? 0x0040 : 0x0200)
427#define I2C_SCL_GPIO ((I2C_ADAP_HWNR > 3) ? 0x0020 : 0x0100)
428#define I2C_FPGA_IDX (I2C_ADAP_HWNR % 4)
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100429#else
430#define I2C_SDA_GPIO 0x0040
431#define I2C_SCL_GPIO 0x0020
432#define I2C_FPGA_IDX I2C_ADAP_HWNR
433#endif
Dirk Eibach1d2541b2016-06-02 09:05:41 +0200434
435#ifdef CONFIG_STRIDER_CON_DP
436#define I2C_ACTIVE \
437 do { \
438 if (I2C_ADAP_HWNR > 7) \
439 fpga_control_set(I2C_FPGA_IDX, 0x0004); \
440 else \
441 fpga_control_clear(I2C_FPGA_IDX, 0x0004); \
442 } while (0)
443#else
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100444#define I2C_ACTIVE { }
Dirk Eibach1d2541b2016-06-02 09:05:41 +0200445#endif
446
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100447#define I2C_TRISTATE { }
448#define I2C_READ \
449 (fpga_gpio_get(I2C_FPGA_IDX, I2C_SDA_GPIO) ? 1 : 0)
450#define I2C_SDA(bit) \
451 do { \
452 if (bit) \
453 fpga_gpio_set(I2C_FPGA_IDX, I2C_SDA_GPIO); \
454 else \
455 fpga_gpio_clear(I2C_FPGA_IDX, I2C_SDA_GPIO); \
456 } while (0)
457#define I2C_SCL(bit) \
458 do { \
459 if (bit) \
460 fpga_gpio_set(I2C_FPGA_IDX, I2C_SCL_GPIO); \
461 else \
462 fpga_gpio_clear(I2C_FPGA_IDX, I2C_SCL_GPIO); \
463 } while (0)
464#define I2C_DELAY udelay(25) /* 1/4 I2C clock duration */
465
466/*
467 * Software (bit-bang) MII driver configuration
468 */
469#define CONFIG_BITBANGMII /* bit-bang MII PHY management */
470#define CONFIG_BITBANGMII_MULTI
471
472/*
473 * OSD Setup
474 */
475#define CONFIG_SYS_OSD_SCREENS 1
476#define CONFIG_SYS_DP501_DIFFERENTIAL
477#define CONFIG_SYS_DP501_VCAPCTRL0 0x01 /* DDR mode 0, DE for H/VSYNC */
478
Dirk Eibach1d2541b2016-06-02 09:05:41 +0200479#ifdef CONFIG_STRIDER_CON_DP
480#define CONFIG_SYS_OSD_DH
481#endif
482
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100483/*
484 * General PCI
485 * Addresses are mapped 1-1.
486 */
487#define CONFIG_SYS_PCIE1_BASE 0xA0000000
488#define CONFIG_SYS_PCIE1_MEM_BASE 0xA0000000
489#define CONFIG_SYS_PCIE1_MEM_PHYS 0xA0000000
490#define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000
491#define CONFIG_SYS_PCIE1_CFG_BASE 0xB0000000
492#define CONFIG_SYS_PCIE1_CFG_SIZE 0x01000000
493#define CONFIG_SYS_PCIE1_IO_BASE 0x00000000
494#define CONFIG_SYS_PCIE1_IO_PHYS 0xB1000000
495#define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000
496
497/* enable PCIE clock */
498#define CONFIG_SYS_SCCR_PCIEXP1CM 1
499
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100500#define CONFIG_PCI_INDIRECT_BRIDGE
501#define CONFIG_PCIE
502
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100503#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */
504#define CONFIG_83XX_GENERIC_PCIE_REGISTER_HOSES 1
505
506/*
507 * TSEC
508 */
509#define CONFIG_TSEC_ENET /* TSEC ethernet support */
510#define CONFIG_SYS_TSEC1_OFFSET 0x24000
511#define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
512
513/*
514 * TSEC ethernet configuration
515 */
516#define CONFIG_MII 1 /* MII PHY management */
517#define CONFIG_TSEC1
518#define CONFIG_TSEC1_NAME "eTSEC0"
519#define TSEC1_PHY_ADDR 1
520#define TSEC1_PHYIDX 0
521#define TSEC1_FLAGS 0
522
523/* Options are: eTSEC[0-1] */
524#define CONFIG_ETHPRIME "eTSEC0"
525
526/*
527 * Environment
528 */
529#if 1
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100530#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + \
531 CONFIG_SYS_MONITOR_LEN)
532#define CONFIG_ENV_SECT_SIZE 0x10000 /* 64K(one sector) for env */
533#define CONFIG_ENV_SIZE 0x2000
534#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
535#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
536#else
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100537#define CONFIG_ENV_SIZE 0x2000 /* 8KB */
538#endif
539
540#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
541#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
542
543/*
544 * Command line configuration.
545 */
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100546
547#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
548#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
549
550/*
551 * Miscellaneous configurable options
552 */
553#define CONFIG_SYS_LONGHELP /* undef to save memory */
554#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
555#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */
556
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100557#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
558
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100559#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
560
561/*
562 * For booting Linux, the board info and command line data
563 * have to be in the first 256 MB of memory, since this is
564 * the maximum mapped by the Linux kernel during initialization.
565 */
566#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux */
567
568/*
569 * Core HID Setup
570 */
571#define CONFIG_SYS_HID0_INIT 0x000000000
572#define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK | \
573 HID0_ENABLE_INSTRUCTION_CACHE | \
574 HID0_ENABLE_DYNAMIC_POWER_MANAGMENT)
575#define CONFIG_SYS_HID2 HID2_HBE
576
577/*
578 * MMU Setup
579 */
580
581/* DDR: cache cacheable */
582#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_RW | \
583 BATL_MEMCOHERENCE)
584#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_128M | \
585 BATU_VS | BATU_VP)
586#define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L
587#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
588
589/* IMMRBAR, PCI IO and FPGA: cache-inhibit and guarded */
590#define CONFIG_SYS_IBAT1L (CONFIG_SYS_IMMR | BATL_PP_RW | \
591 BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
592#define CONFIG_SYS_IBAT1U (CONFIG_SYS_IMMR | BATU_BL_8M | BATU_VS | \
593 BATU_VP)
594#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
595#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
596
597/* FLASH: icache cacheable, but dcache-inhibit and guarded */
598#define CONFIG_SYS_IBAT2L (CONFIG_SYS_FLASH_BASE | BATL_PP_RW | \
599 BATL_MEMCOHERENCE)
600#define CONFIG_SYS_IBAT2U (CONFIG_SYS_FLASH_BASE | BATU_BL_8M | \
601 BATU_VS | BATU_VP)
602#define CONFIG_SYS_DBAT2L (CONFIG_SYS_FLASH_BASE | BATL_PP_RW | \
603 BATL_CACHEINHIBIT | \
604 BATL_GUARDEDSTORAGE)
605#define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U
606
607/* Stack in dcache: cacheable, no memory coherence */
608#define CONFIG_SYS_IBAT3L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW)
609#define CONFIG_SYS_IBAT3U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | \
610 BATU_VS | BATU_VP)
611#define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L
612#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
613
614/*
615 * Environment Configuration
616 */
617
618#define CONFIG_ENV_OVERWRITE
619
620#if defined(CONFIG_TSEC_ENET)
621#define CONFIG_HAS_ETH0
622#endif
623
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100624#define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */
625
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100626
627#define CONFIG_HOSTNAME hrcon
628#define CONFIG_ROOTPATH "/opt/nfsroot"
629#define CONFIG_BOOTFILE "uImage"
630
631#define CONFIG_PREBOOT /* enable preboot variable */
632
633#define CONFIG_EXTRA_ENV_SETTINGS \
634 "netdev=eth0\0" \
635 "consoledev=ttyS1\0" \
636 "u-boot=u-boot.bin\0" \
637 "kernel_addr=1000000\0" \
638 "fdt_addr=C00000\0" \
639 "fdtfile=hrcon.dtb\0" \
640 "load=tftp ${loadaddr} ${u-boot}\0" \
641 "update=protect off " __stringify(CONFIG_SYS_MONITOR_BASE) \
642 " +${filesize};era " __stringify(CONFIG_SYS_MONITOR_BASE)\
643 " +${filesize};cp.b ${fileaddr} " \
644 __stringify(CONFIG_SYS_MONITOR_BASE) " ${filesize}\0" \
645 "upd=run load update\0" \
646
647#define CONFIG_NFSBOOTCOMMAND \
648 "setenv bootargs root=/dev/nfs rw " \
649 "nfsroot=$serverip:$rootpath " \
650 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
651 "console=$consoledev,$baudrate $othbootargs;" \
652 "tftp ${kernel_addr} $bootfile;" \
653 "tftp ${fdt_addr} $fdtfile;" \
654 "bootm ${kernel_addr} - ${fdt_addr}"
655
656#define CONFIG_MMCBOOTCOMMAND \
657 "setenv bootargs root=/dev/mmcblk0p3 rw rootwait " \
658 "console=$consoledev,$baudrate $othbootargs;" \
659 "ext2load mmc 0:2 ${kernel_addr} $bootfile;" \
660 "ext2load mmc 0:2 ${fdt_addr} $fdtfile;" \
661 "bootm ${kernel_addr} - ${fdt_addr}"
662
663#define CONFIG_BOOTCOMMAND CONFIG_MMCBOOTCOMMAND
664
Dirk Eibacha3f9d6c2015-10-28 11:46:32 +0100665#endif /* __CONFIG_H */