blob: 5e7dee5299fed0438174957fe4a2473cdab8eaa1 [file] [log] [blame]
Stelian Pop0176d432008-03-26 18:52:33 +01001/*
2 * (C) Copyright 2007-2008
Stelian Pop567fb852008-05-08 22:52:09 +02003 * Stelian Pop <stelian.pop@leadtechdesign.com>
Stelian Pop0176d432008-03-26 18:52:33 +01004 * Lead Tech Design <www.leadtechdesign.com>
5 *
Nicolas Ferredf486b12009-03-22 14:48:16 +01006 * Configuation settings for the AT91SAM9260EK & AT91SAM9G20EK boards.
Stelian Pop0176d432008-03-26 18:52:33 +01007 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
Jens Scharsig425de622010-02-03 22:45:42 +010030#define CONFIG_AT91_LEGACY
31
Stelian Pop0176d432008-03-26 18:52:33 +010032/* ARM asynchronous clock */
Achim Ehrlich7c966a82010-02-24 10:29:16 +010033#define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 /* 18.432 MHz crystal */
Jean-Christophe PLAGNIOL-VILLARD6ebff362009-04-16 21:30:48 +020034#define CONFIG_SYS_HZ 1000
Stelian Pop0176d432008-03-26 18:52:33 +010035
Stelian Pop0176d432008-03-26 18:52:33 +010036#define CONFIG_ARM926EJS 1 /* This is an ARM926EJS Core */
Nicolas Ferredf486b12009-03-22 14:48:16 +010037
38#ifdef CONFIG_AT91SAM9G20EK
Nicolas Ferredf486b12009-03-22 14:48:16 +010039#define CONFIG_AT91SAM9G20 1 /* It's an Atmel AT91SAM9G20 SoC*/
40#else
Stelian Pop0176d432008-03-26 18:52:33 +010041#define CONFIG_AT91SAM9260 1 /* It's an Atmel AT91SAM9260 SoC*/
Nicolas Ferredf486b12009-03-22 14:48:16 +010042#endif
43
Jean-Christophe PLAGNIOL-VILLARDdc39ae92009-04-16 21:30:44 +020044#define CONFIG_ARCH_CPU_INIT
Stelian Pop0176d432008-03-26 18:52:33 +010045#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
46
47#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
48#define CONFIG_SETUP_MEMORY_TAGS 1
49#define CONFIG_INITRD_TAG 1
50
51#define CONFIG_SKIP_LOWLEVEL_INIT
Stelian Pop0176d432008-03-26 18:52:33 +010052
53/*
54 * Hardware drivers
55 */
Jens Scharsigea8fbba2010-02-03 22:46:16 +010056#define CONFIG_AT91_GPIO 1
Stelian Pop0176d432008-03-26 18:52:33 +010057#define CONFIG_ATMEL_USART 1
58#undef CONFIG_USART0
59#undef CONFIG_USART1
60#undef CONFIG_USART2
61#define CONFIG_USART3 1 /* USART 3 is DBGU */
62
Jean-Christophe PLAGNIOL-VILLARDa484b002009-03-21 21:08:00 +010063/* LED */
64#define CONFIG_AT91_LED
65#define CONFIG_RED_LED AT91_PIN_PA9 /* this is the power led */
66#define CONFIG_GREEN_LED AT91_PIN_PA6 /* this is the user led */
67
Stelian Pop0176d432008-03-26 18:52:33 +010068#define CONFIG_BOOTDELAY 3
Stelian Pop0176d432008-03-26 18:52:33 +010069
Stelian Pop0176d432008-03-26 18:52:33 +010070/*
71 * BOOTP options
72 */
73#define CONFIG_BOOTP_BOOTFILESIZE 1
74#define CONFIG_BOOTP_BOOTPATH 1
75#define CONFIG_BOOTP_GATEWAY 1
76#define CONFIG_BOOTP_HOSTNAME 1
77
78/*
79 * Command line configuration.
80 */
81#include <config_cmd_default.h>
82#undef CONFIG_CMD_BDI
Stelian Pop0176d432008-03-26 18:52:33 +010083#undef CONFIG_CMD_FPGA
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020084#undef CONFIG_CMD_IMI
Stelian Pop0176d432008-03-26 18:52:33 +010085#undef CONFIG_CMD_IMLS
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020086#undef CONFIG_CMD_LOADS
87#undef CONFIG_CMD_SOURCE
Stelian Pop0176d432008-03-26 18:52:33 +010088
89#define CONFIG_CMD_PING 1
90#define CONFIG_CMD_DHCP 1
91#define CONFIG_CMD_NAND 1
92#define CONFIG_CMD_USB 1
93
94/* SDRAM */
95#define CONFIG_NR_DRAM_BANKS 1
96#define PHYS_SDRAM 0x20000000
97#define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */
98
99/* DataFlash */
Jean-Christophe PLAGNIOL-VILLARD4758ebd2009-03-27 23:26:44 +0100100#define CONFIG_ATMEL_DATAFLASH_SPI
Stelian Pop0176d432008-03-26 18:52:33 +0100101#define CONFIG_HAS_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102#define CONFIG_SYS_SPI_WRITE_TOUT (5*CONFIG_SYS_HZ)
103#define CONFIG_SYS_MAX_DATAFLASH_BANKS 2
104#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
105#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS1 0xD0000000 /* CS1 */
Stelian Pop79f0cb62008-05-08 20:52:19 +0200106#define AT91_SPI_CLK 15000000
Nicolas Ferredf486b12009-03-22 14:48:16 +0100107
108#ifdef CONFIG_AT91SAM9G20EK
109#define DATAFLASH_TCSS (0x22 << 16)
110#else
Stelian Pop0176d432008-03-26 18:52:33 +0100111#define DATAFLASH_TCSS (0x1a << 16)
Nicolas Ferredf486b12009-03-22 14:48:16 +0100112#endif
Stelian Pop0176d432008-03-26 18:52:33 +0100113#define DATAFLASH_TCHS (0x1 << 24)
114
115/* NAND flash */
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100116#ifdef CONFIG_CMD_NAND
117#define CONFIG_NAND_ATMEL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200118#define CONFIG_SYS_MAX_NAND_DEVICE 1
119#define CONFIG_SYS_NAND_BASE 0x40000000
120#define CONFIG_SYS_NAND_DBW_8 1
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100121/* our ALE is AD21 */
122#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
123/* our CLE is AD22 */
124#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
125#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
126#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC13
Wolfgang Denk2eb99ca2009-07-18 21:52:24 +0200127
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100128#endif
Stelian Pop0176d432008-03-26 18:52:33 +0100129
130/* NOR flash - no real flash on this board */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200131#define CONFIG_SYS_NO_FLASH 1
Stelian Pop0176d432008-03-26 18:52:33 +0100132
133/* Ethernet */
134#define CONFIG_MACB 1
135#define CONFIG_RMII 1
136#define CONFIG_NET_MULTI 1
137#define CONFIG_NET_RETRY_COUNT 20
138#define CONFIG_RESET_PHY_R 1
139
140/* USB */
Jean-Christophe PLAGNIOL-VILLARD2b7178a2009-03-27 23:26:44 +0100141#define CONFIG_USB_ATMEL
Stelian Pop0176d432008-03-26 18:52:33 +0100142#define CONFIG_USB_OHCI_NEW 1
Stelian Pop0176d432008-03-26 18:52:33 +0100143#define CONFIG_DOS_PARTITION 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200144#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
145#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000 /* AT91SAM9260_UHP_BASE */
146#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260"
147#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
Stelian Pop0176d432008-03-26 18:52:33 +0100148#define CONFIG_USB_STORAGE 1
Stelian Pop3e0cda02008-11-09 00:14:46 +0100149#define CONFIG_CMD_FAT 1
Stelian Pop0176d432008-03-26 18:52:33 +0100150
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Stelian Pop0176d432008-03-26 18:52:33 +0100152
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
154#define CONFIG_SYS_MEMTEST_END 0x23e00000
Stelian Pop0176d432008-03-26 18:52:33 +0100155
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200156#ifdef CONFIG_SYS_USE_DATAFLASH_CS0
Stelian Pop0176d432008-03-26 18:52:33 +0100157
158/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Jean-Christophe PLAGNIOL-VILLARD057c8492008-09-10 22:47:58 +0200159#define CONFIG_ENV_IS_IN_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200161#define CONFIG_ENV_OFFSET 0x4200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200162#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200163#define CONFIG_ENV_SIZE 0x4200
Stelian Pop86c8c8a2008-05-08 20:52:21 +0200164#define CONFIG_BOOTCOMMAND "cp.b 0xC0042000 0x22000000 0x210000; bootm"
Stelian Pop96996ac22008-05-08 20:52:20 +0200165#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
166 "root=/dev/mtdblock0 " \
Albin Tonnerre918319c2009-07-22 18:30:03 +0200167 "mtdparts=atmel_nand:-(root) " \
Stelian Pop96996ac22008-05-08 20:52:20 +0200168 "rw rootfstype=jffs2"
Stelian Pop0176d432008-03-26 18:52:33 +0100169
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#elif CONFIG_SYS_USE_DATAFLASH_CS1
Stelian Pop0176d432008-03-26 18:52:33 +0100171
172/* bootstrap + u-boot + env + linux in dataflash on CS1 */
Jean-Christophe PLAGNIOL-VILLARD057c8492008-09-10 22:47:58 +0200173#define CONFIG_ENV_IS_IN_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS1 + 0x8400)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200175#define CONFIG_ENV_OFFSET 0x4200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS1 + CONFIG_ENV_OFFSET)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200177#define CONFIG_ENV_SIZE 0x4200
Stelian Pop86c8c8a2008-05-08 20:52:21 +0200178#define CONFIG_BOOTCOMMAND "cp.b 0xD0042000 0x22000000 0x210000; bootm"
Stelian Pop96996ac22008-05-08 20:52:20 +0200179#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
180 "root=/dev/mtdblock0 " \
Albin Tonnerre918319c2009-07-22 18:30:03 +0200181 "mtdparts=atmel_nand:-(root) " \
Stelian Pop96996ac22008-05-08 20:52:20 +0200182 "rw rootfstype=jffs2"
Stelian Pop0176d432008-03-26 18:52:33 +0100183
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200184#else /* CONFIG_SYS_USE_NANDFLASH */
Stelian Pop0176d432008-03-26 18:52:33 +0100185
186/* bootstrap + u-boot + env + linux in nandflash */
Jean-Christophe PLAGNIOL-VILLARD51bfee12008-09-10 22:47:58 +0200187#define CONFIG_ENV_IS_IN_NAND 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200188#define CONFIG_ENV_OFFSET 0x60000
189#define CONFIG_ENV_OFFSET_REDUND 0x80000
190#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
Stelian Pop0176d432008-03-26 18:52:33 +0100191#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0xA0000 0x200000; bootm"
Stelian Pop96996ac22008-05-08 20:52:20 +0200192#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
193 "root=/dev/mtdblock5 " \
Albin Tonnerre918319c2009-07-22 18:30:03 +0200194 "mtdparts=atmel_nand:128k(bootstrap)ro," \
Stelian Pop96996ac22008-05-08 20:52:20 +0200195 "256k(uboot)ro,128k(env1)ro," \
196 "128k(env2)ro,2M(linux),-(root) " \
197 "rw rootfstype=jffs2"
Stelian Pop0176d432008-03-26 18:52:33 +0100198
199#endif
200
201#define CONFIG_BAUDRATE 115200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200202#define CONFIG_SYS_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 }
Stelian Pop0176d432008-03-26 18:52:33 +0100203
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200204#define CONFIG_SYS_PROMPT "U-Boot> "
205#define CONFIG_SYS_CBSIZE 256
206#define CONFIG_SYS_MAXARGS 16
207#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
208#define CONFIG_SYS_LONGHELP 1
Stelian Pop0176d432008-03-26 18:52:33 +0100209#define CONFIG_CMDLINE_EDITING 1
210
Stelian Pop0176d432008-03-26 18:52:33 +0100211/*
212 * Size of malloc() pool
213 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Stelian Pop0176d432008-03-26 18:52:33 +0100215
216#define CONFIG_STACKSIZE (32*1024) /* regular stack */
217
218#ifdef CONFIG_USE_IRQ
219#error CONFIG_USE_IRQ not supported
220#endif
221
222#endif