Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 152038ea1886782fff6f1c7ca5f3aaa2da9a66fb / . / board / engicam / isiotmx6ul / isiotmx6ul.c
blob: 05d23c2df218609af927f88cade53b3bb5a72c61 [file] [log] [blame]
Jagan Tekie9dfa1e2017-02-24 15:32:54 +0530[diff] [blame]1/*
2 * Copyright (C) 2016 Amarula Solutions B.V.
3 * Copyright (C) 2016 Engicam S.r.l.
4 * Author: Jagan Teki <jagan@amarulasolutions.com>
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#include <common.h>
Jagan Teki0dd259a2017-02-24 15:45:19 +0530[diff] [blame]10#include <mmc.h>
Jagan Tekie9dfa1e2017-02-24 15:32:54 +0530[diff] [blame]11
12#include <asm/io.h>
13#include <asm/gpio.h>
14#include <linux/sizes.h>
15
16#include <asm/arch/clock.h>
17#include <asm/arch/crm_regs.h>
18#include <asm/arch/iomux.h>
19#include <asm/arch/mx6-pins.h>
20#include <asm/arch/sys_proto.h>
Stefano Babic552a8482017-06-29 10:16:06 +0200[diff] [blame]21#include <asm/mach-imx/iomux-v3.h>
Jagan Tekie9dfa1e2017-02-24 15:32:54 +0530[diff] [blame]22
Jagan Tekiac880e72017-05-07 02:43:14 +0530[diff] [blame]23#include "../common/board.h"
24
Jagan Tekie9dfa1e2017-02-24 15:32:54 +0530[diff] [blame]25DECLARE_GLOBAL_DATA_PTR;
26
Jagan Teki6788a7e2017-02-24 15:32:59 +0530[diff] [blame]27#ifdef CONFIG_NAND_MXS
28
29#define GPMI_PAD_CTRL0 (PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_PUS_100K_UP)
30#define GPMI_PAD_CTRL1 (PAD_CTL_DSE_40ohm | PAD_CTL_SPEED_MED | \
31 PAD_CTL_SRE_FAST)
32#define GPMI_PAD_CTRL2 (GPMI_PAD_CTRL0 | GPMI_PAD_CTRL1)
33
34static iomux_v3_cfg_t const nand_pads[] = {
Jagan Teki534bf2c2017-05-07 02:43:11 +0530[diff] [blame]35 IOMUX_PADS(PAD_NAND_DATA00__RAWNAND_DATA00 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
36 IOMUX_PADS(PAD_NAND_DATA01__RAWNAND_DATA01 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
37 IOMUX_PADS(PAD_NAND_DATA02__RAWNAND_DATA02 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
38 IOMUX_PADS(PAD_NAND_DATA03__RAWNAND_DATA03 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
39 IOMUX_PADS(PAD_NAND_DATA04__RAWNAND_DATA04 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
40 IOMUX_PADS(PAD_NAND_DATA05__RAWNAND_DATA05 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
41 IOMUX_PADS(PAD_NAND_DATA06__RAWNAND_DATA06 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
42 IOMUX_PADS(PAD_NAND_DATA07__RAWNAND_DATA07 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
43 IOMUX_PADS(PAD_NAND_CLE__RAWNAND_CLE | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
44 IOMUX_PADS(PAD_NAND_ALE__RAWNAND_ALE | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
45 IOMUX_PADS(PAD_NAND_CE0_B__RAWNAND_CE0_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
46 IOMUX_PADS(PAD_NAND_RE_B__RAWNAND_RE_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
47 IOMUX_PADS(PAD_NAND_WE_B__RAWNAND_WE_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
48 IOMUX_PADS(PAD_NAND_WP_B__RAWNAND_WP_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
49 IOMUX_PADS(PAD_NAND_READY_B__RAWNAND_READY_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
Jagan Teki6788a7e2017-02-24 15:32:59 +0530[diff] [blame]50};
51
Jagan Tekiac880e72017-05-07 02:43:14 +0530[diff] [blame]52void setup_gpmi_nand(void)
Jagan Teki6788a7e2017-02-24 15:32:59 +0530[diff] [blame]53{
54 struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
55
56 /* config gpmi nand iomux */
Jagan Teki534bf2c2017-05-07 02:43:11 +0530[diff] [blame]57 SETUP_IOMUX_PADS(nand_pads);
Jagan Teki6788a7e2017-02-24 15:32:59 +0530[diff] [blame]58
59 clrbits_le32(&mxc_ccm->CCGR4,
60 MXC_CCM_CCGR4_RAWNAND_U_BCH_INPUT_APB_MASK |
61 MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_BCH_MASK |
62 MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_GPMI_IO_MASK |
63 MXC_CCM_CCGR4_RAWNAND_U_GPMI_INPUT_APB_MASK |
64 MXC_CCM_CCGR4_PL301_MX6QPER1_BCH_MASK);
65
66 /*
67 * config gpmi and bch clock to 100 MHz
68 * bch/gpmi select PLL2 PFD2 400M
69 * 100M = 400M / 4
70 */
71 clrbits_le32(&mxc_ccm->cscmr1,
72 MXC_CCM_CSCMR1_BCH_CLK_SEL |
73 MXC_CCM_CSCMR1_GPMI_CLK_SEL);
74 clrsetbits_le32(&mxc_ccm->cscdr1,
75 MXC_CCM_CSCDR1_BCH_PODF_MASK |
76 MXC_CCM_CSCDR1_GPMI_PODF_MASK,
77 (3 << MXC_CCM_CSCDR1_BCH_PODF_OFFSET) |
78 (3 << MXC_CCM_CSCDR1_GPMI_PODF_OFFSET));
79
80 /* enable gpmi and bch clock gating */
81 setbits_le32(&mxc_ccm->CCGR4,
82 MXC_CCM_CCGR4_RAWNAND_U_BCH_INPUT_APB_MASK |
83 MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_BCH_MASK |
84 MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_GPMI_IO_MASK |
85 MXC_CCM_CCGR4_RAWNAND_U_GPMI_INPUT_APB_MASK |
86 MXC_CCM_CCGR4_PL301_MX6QPER1_BCH_MASK);
87
88 /* enable apbh clock gating */
89 setbits_le32(&mxc_ccm->CCGR0, MXC_CCM_CCGR0_APBHDMA_MASK);
90}
91#endif /* CONFIG_NAND_MXS */
92
Jagan Teki0dd259a2017-02-24 15:45:19 +0530[diff] [blame]93#ifdef CONFIG_ENV_IS_IN_MMC
Jagan Tekie9685962017-02-24 15:45:20 +0530[diff] [blame]94int board_mmc_get_env_dev(int devno)
95{
96 /* dev 0 for SD/eSD, dev 1 for MMC/eMMC */
97 return (devno == 0) ? 0 : 1;
98}
Jagan Teki0dd259a2017-02-24 15:45:19 +0530[diff] [blame]99#endif
100
Jagan Tekie9dfa1e2017-02-24 15:32:54 +0530[diff] [blame]101#ifdef CONFIG_SPL_BUILD
Jagan Tekie9dfa1e2017-02-24 15:32:54 +0530[diff] [blame]102#include <spl.h>
103
Jagan Tekicde5aa32017-02-24 15:45:16 +0530[diff] [blame]104#ifdef CONFIG_ENV_IS_IN_MMC
105void board_boot_order(u32 *spl_boot_list)
106{
107 u32 bmode = imx6_src_get_boot_mode();
108 u8 boot_dev = BOOT_DEVICE_MMC1;
109
110 switch ((bmode & IMX6_BMODE_MASK) >> IMX6_BMODE_SHIFT) {
111 case IMX6_BMODE_SD:
112 case IMX6_BMODE_ESD:
113 /* SD/eSD - BOOT_DEVICE_MMC1 */
114 break;
115 case IMX6_BMODE_MMC:
116 case IMX6_BMODE_EMMC:
117 /* MMC/eMMC */
118 boot_dev = BOOT_DEVICE_MMC2;
119 break;
120 default:
121 /* Default - BOOT_DEVICE_MMC1 */
122 printf("Wrong board boot order\n");
123 break;
124 }
125
126 spl_boot_list[0] = boot_dev;
127}
128#endif
Jagan Tekie9dfa1e2017-02-24 15:32:54 +0530[diff] [blame]129#endif /* CONFIG_SPL_BUILD */