blob: 85e02b296b02b0a9018542e62fa404813b2590db [file] [log] [blame]
Shawn Guof5e6c162019-03-20 15:32:39 +08001// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (c) 2019, Linaro Limited
4 */
5
Simon Glassf7ae49f2020-05-10 11:40:05 -06006#include <log.h>
Simon Glass336d4612020-02-03 07:36:16 -07007#include <malloc.h>
Shawn Guof5e6c162019-03-20 15:32:39 +08008#include <asm/io.h>
9#include <common.h>
10#include <dm.h>
11#include <dt-bindings/reset/ti-syscon.h>
12#include <reset-uclass.h>
Simon Glasscd93d622020-05-10 11:40:13 -060013#include <linux/bitops.h>
Shawn Guof5e6c162019-03-20 15:32:39 +080014
15struct hisi_reset_priv {
16 void __iomem *base;
17};
18
19static int hisi_reset_deassert(struct reset_ctl *rst)
20{
21 struct hisi_reset_priv *priv = dev_get_priv(rst->dev);
22 u32 val;
23
24 val = readl(priv->base + rst->data);
25 if (rst->polarity & DEASSERT_SET)
26 val |= BIT(rst->id);
27 else
28 val &= ~BIT(rst->id);
29 writel(val, priv->base + rst->data);
30
31 return 0;
32}
33
34static int hisi_reset_assert(struct reset_ctl *rst)
35{
36 struct hisi_reset_priv *priv = dev_get_priv(rst->dev);
37 u32 val;
38
39 val = readl(priv->base + rst->data);
40 if (rst->polarity & ASSERT_SET)
41 val |= BIT(rst->id);
42 else
43 val &= ~BIT(rst->id);
44 writel(val, priv->base + rst->data);
45
46 return 0;
47}
48
Shawn Guof5e6c162019-03-20 15:32:39 +080049static int hisi_reset_of_xlate(struct reset_ctl *rst,
50 struct ofnode_phandle_args *args)
51{
Yang Xiwen53c3e382024-01-19 20:49:17 +080052 unsigned long polarity;
53
54 switch (args->args_count) {
55 case 2:
56 polarity = ASSERT_SET;
57 break;
58
59 case 3:
60 polarity = args->args[2];
61 break;
62
63 default:
Shawn Guof5e6c162019-03-20 15:32:39 +080064 debug("Invalid args_count: %d\n", args->args_count);
65 return -EINVAL;
66 }
67
68 /* Use .data field as register offset and .id field as bit shift */
69 rst->data = args->args[0];
70 rst->id = args->args[1];
Yang Xiwen53c3e382024-01-19 20:49:17 +080071 rst->polarity = polarity;
Shawn Guof5e6c162019-03-20 15:32:39 +080072
73 return 0;
74}
75
76static const struct reset_ops hisi_reset_reset_ops = {
77 .of_xlate = hisi_reset_of_xlate,
Shawn Guof5e6c162019-03-20 15:32:39 +080078 .rst_assert = hisi_reset_assert,
79 .rst_deassert = hisi_reset_deassert,
80};
81
82static const struct udevice_id hisi_reset_ids[] = {
83 { .compatible = "hisilicon,hi3798cv200-reset" },
84 { }
85};
86
87static int hisi_reset_probe(struct udevice *dev)
88{
89 struct hisi_reset_priv *priv = dev_get_priv(dev);
90
91 priv->base = dev_remap_addr(dev);
92 if (!priv->base)
93 return -ENOMEM;
94
95 return 0;
96}
97
98U_BOOT_DRIVER(hisi_reset) = {
99 .name = "hisilicon_reset",
100 .id = UCLASS_RESET,
101 .of_match = hisi_reset_ids,
102 .ops = &hisi_reset_reset_ops,
103 .probe = hisi_reset_probe,
Simon Glass41575d82020-12-03 16:55:17 -0700104 .priv_auto = sizeof(struct hisi_reset_priv),
Shawn Guof5e6c162019-03-20 15:32:39 +0800105};