blob: 41a54f0f5adb052de7618808f46b5857fd301438 [file] [log] [blame]
wdenk75dc29e2002-08-19 15:30:13 +00001/*
2 * (C) Copyright 2000
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31#undef TQM8xxL_80MHz /* 1 / * define for 80 MHz CPU only */
32
33/*
34 * High Level Configuration Options
35 * (easy to change)
36 */
37
38#define CONFIG_MPC850 1 /* This is a MPC850 CPU */
39#define CONFIG_SM850 1 /*...on a MPC850 Service Module */
40
41#undef CONFIG_8xx_CONS_SMC1 /* SMC1 not usable because Ethernet on SCC3 */
42#define CONFIG_8xx_CONS_SMC2 1 /* Console is on SMC2 */
43#undef CONFIG_8xx_CONS_NONE
44#define CONFIG_BAUDRATE 115200
45#if 0
46#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
47#else
48#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
49#endif
50
51#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
52
53#define CONFIG_BOARD_TYPES 1 /* support board types */
54
55#undef CONFIG_BOOTARGS
56#define CONFIG_BOOTCOMMAND \
57 "bootp; " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010058 "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
59 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \
wdenk75dc29e2002-08-19 15:30:13 +000060 "bootm"
61
62#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
63#undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */
64
65#undef CONFIG_WATCHDOG /* watchdog disabled */
66
67#undef CONFIG_STATUS_LED /* Status LED not enabled */
68
69#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
70
Jon Loeliger18225e82007-07-09 21:31:24 -050071/*
72 * BOOTP options
73 */
74#define CONFIG_BOOTP_SUBNETMASK
75#define CONFIG_BOOTP_GATEWAY
76#define CONFIG_BOOTP_HOSTNAME
77#define CONFIG_BOOTP_BOOTPATH
78#define CONFIG_BOOTP_BOOTFILESIZE
79
wdenk75dc29e2002-08-19 15:30:13 +000080
81#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
82
wdenk75dc29e2002-08-19 15:30:13 +000083
Jon Loeligerfe7f7822007-07-08 15:02:44 -050084/*
85 * Command line configuration.
86 */
87#include <config_cmd_default.h>
88
89#define CONFIG_CMD_DHCP
90#define CONFIG_CMD_DATE
91
wdenk75dc29e2002-08-19 15:30:13 +000092
93/*
94 * Miscellaneous configurable options
95 */
96#define CFG_LONGHELP /* undef to save memory */
97#define CFG_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeligerfe7f7822007-07-08 15:02:44 -050098#if defined(CONFIG_CMD_KGDB) && defined(KGDB_DEBUG)
wdenk75dc29e2002-08-19 15:30:13 +000099#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
100#else
101#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
102#endif
103#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
104#define CFG_MAXARGS 16 /* max number of command args */
105#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
106
107#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
108#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
109
110#define CFG_LOAD_ADDR 0x100000 /* default load address */
111
112#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
113
114#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
115
116/*
117 * Low Level Configuration Settings
118 * (address mappings, register initial values, etc.)
119 * You should know what you are doing if you make changes here.
120 */
121/*-----------------------------------------------------------------------
122 * Internal Memory Mapped Register
123 */
124#define CFG_IMMR 0xFFF00000
125
126/*-----------------------------------------------------------------------
127 * Definitions for initial stack pointer and data area (in DPRAM)
128 */
129#define CFG_INIT_RAM_ADDR CFG_IMMR
130#define CFG_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
131#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
132#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
133#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
134
135/*-----------------------------------------------------------------------
136 * Start addresses for the final memory configuration
137 * (Set up by the startup code)
138 * Please note that CFG_SDRAM_BASE _must_ start at 0
139 */
140#define CFG_SDRAM_BASE 0x00000000
141#define CFG_FLASH_BASE 0x40000000
142#if defined(DEBUG)
143#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
144#else
145#define CFG_MONITOR_LEN (192 << 10) /* Reserve 192 kB for Monitor */
146#endif
147#define CFG_MONITOR_BASE CFG_FLASH_BASE
148#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
149
150/*
151 * For booting Linux, the board info and command line data
152 * have to be in the first 8 MB of memory, since this is
153 * the maximum mapped by the Linux kernel during initialization.
154 */
155#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
156
157/*-----------------------------------------------------------------------
158 * FLASH organization
159 */
160#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
161#define CFG_MAX_FLASH_SECT 67 /* max number of sectors on one chip */
162
163#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
164#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
165
166#define CFG_ENV_IS_IN_FLASH 1
167#define CFG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
168#define CFG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
169
170/*-----------------------------------------------------------------------
171 * Hardware Information Block
172 */
173#define CFG_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
174#define CFG_HWINFO_SIZE 0x00000040 /* size of HW Info block */
175#define CFG_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
176
177/*-----------------------------------------------------------------------
178 * Cache Configuration
179 */
180#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeligerfe7f7822007-07-08 15:02:44 -0500181#if defined(CONFIG_CMD_KGDB)
wdenk75dc29e2002-08-19 15:30:13 +0000182#define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
183#endif
184
185/*-----------------------------------------------------------------------
186 * SYPCR - System Protection Control 11-9
187 * SYPCR can only be written once after reset!
188 *-----------------------------------------------------------------------
189 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
190 */
191#if defined(CONFIG_WATCHDOG)
192#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
193 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
194#else
195#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
196#endif
197
198/*-----------------------------------------------------------------------
199 * SIUMCR - SIU Module Configuration 11-6
200 *-----------------------------------------------------------------------
201 * PCMCIA config., multi-function pin tri-state
202 */
203#ifndef CONFIG_CAN_DRIVER
204#define CFG_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
205#else /* we must activate GPL5 in the SIUMCR for CAN */
206#define CFG_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
207#endif /* CONFIG_CAN_DRIVER */
208
209/*-----------------------------------------------------------------------
210 * TBSCR - Time Base Status and Control 11-26
211 *-----------------------------------------------------------------------
212 * Clear Reference Interrupt Status, Timebase freezing enabled
213 */
214#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
215
216/*-----------------------------------------------------------------------
217 * RTCSC - Real-Time Clock Status and Control Register 11-27
218 *-----------------------------------------------------------------------
219 */
220#define CFG_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
221
222/*-----------------------------------------------------------------------
223 * PISCR - Periodic Interrupt Status and Control 11-31
224 *-----------------------------------------------------------------------
225 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
226 */
227#define CFG_PISCR (PISCR_PS | PISCR_PITF)
228
229/*-----------------------------------------------------------------------
230 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
231 *-----------------------------------------------------------------------
232 * Reset PLL lock status sticky bit, timer expired status bit and timer
233 * interrupt status bit
234 *
235 * If this is a 80 MHz CPU, set PLL multiplication factor to 5 (5*16=80)!
236 */
237#ifdef TQM8xxL_80MHz /* for 80 MHz, we use a 16 MHz clock * 5 */
238#define CFG_PLPRCR \
239 ( (5-1)<<PLPRCR_MF_SHIFT | PLPRCR_TEXPS | PLPRCR_TMIST )
240#else
241#define CFG_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
242#endif /* TQM8xxL_80MHz */
243
244/*-----------------------------------------------------------------------
245 * SCCR - System Clock and reset Control Register 15-27
246 *-----------------------------------------------------------------------
247 * Set clock output, timebase and RTC source and divider,
248 * power management and some other internal clocks
249 */
250#define SCCR_MASK SCCR_EBDF11
251#ifdef TQM8xxL_80MHz /* for 80 MHz, we use a 16 MHz clock * 5 */
252#define CFG_SCCR (/* SCCR_TBS | */ \
253 SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
254 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
255 SCCR_DFALCD00)
256#else /* up to 50 MHz we use a 1:1 clock */
257#define CFG_SCCR (SCCR_TBS | \
258 SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
259 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
260 SCCR_DFALCD00)
261#endif /* TQM8xxL_80MHz */
262
263/*-----------------------------------------------------------------------
264 * PCMCIA stuff
265 *-----------------------------------------------------------------------
266 *
267 */
268#define CFG_PCMCIA_MEM_ADDR (0xE0000000)
269#define CFG_PCMCIA_MEM_SIZE ( 64 << 20 )
270#define CFG_PCMCIA_DMA_ADDR (0xE4000000)
271#define CFG_PCMCIA_DMA_SIZE ( 64 << 20 )
272#define CFG_PCMCIA_ATTRB_ADDR (0xE8000000)
273#define CFG_PCMCIA_ATTRB_SIZE ( 64 << 20 )
274#define CFG_PCMCIA_IO_ADDR (0xEC000000)
275#define CFG_PCMCIA_IO_SIZE ( 64 << 20 )
276
277/*-----------------------------------------------------------------------
278 *
279 *-----------------------------------------------------------------------
280 *
281 */
wdenk75dc29e2002-08-19 15:30:13 +0000282#define CFG_DER 0
283
284/*
285 * Init Memory Controller:
286 *
287 * BR0/1 and OR0/1 (FLASH)
288 */
289
290#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
291#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */
292
293/* used to re-map FLASH both when starting from SRAM or FLASH:
294 * restrict access enough to keep SRAM working (if any)
295 * but not too much to meddle with FLASH accesses
296 */
297#define CFG_REMAP_OR_AM 0x80000000 /* OR addr mask */
298#define CFG_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
299
300/* FLASH timing: ACS = 11, TRLX = 0, CSNT = 1, SCY = 5, EHTR = 1 */
301#define CFG_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
302 OR_SCY_5_CLK | OR_EHTR)
303
304#define CFG_OR0_REMAP (CFG_REMAP_OR_AM | CFG_OR_TIMING_FLASH)
305#define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
306#define CFG_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
307
308#define CFG_OR1_REMAP CFG_OR0_REMAP
309#define CFG_OR1_PRELIM CFG_OR0_PRELIM
310#define CFG_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
311
312/*
313 * BR2/3 and OR2/3 (SDRAM)
314 *
315 */
316#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
317#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
318#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
319
320/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
321#define CFG_OR_TIMING_SDRAM 0x00000A00
322
323#define CFG_OR2_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_SDRAM )
324#define CFG_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
325
326#ifndef CONFIG_CAN_DRIVER
327#define CFG_OR3_PRELIM CFG_OR2_PRELIM
328#define CFG_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
329#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
330#define CFG_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
331#define CFG_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
332#define CFG_OR3_CAN (CFG_CAN_OR_AM | OR_G5LA | OR_BI)
333#define CFG_BR3_CAN ((CFG_CAN_BASE & BR_BA_MSK) | \
334 BR_PS_8 | BR_MS_UPMB | BR_V )
335#endif /* CONFIG_CAN_DRIVER */
336
337/*
338 * Memory Periodic Timer Prescaler
339 */
340
341/* periodic timer for refresh */
342#define CFG_MAMR_PTA 97 /* start with divider for 100 MHz */
343
344/* refresh rate 15.6 us (= 64 ms / 4K = 62.4 / quad bursts) for <= 128 MBit */
345#define CFG_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
346#define CFG_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
347
348/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
349#define CFG_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
350#define CFG_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
351
352/*
353 * MAMR settings for SDRAM
354 */
355
356/* 8 column SDRAM */
357#define CFG_MAMR_8COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
358 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
359 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
360/* 9 column SDRAM */
361#define CFG_MAMR_9COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
362 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
363 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
364
365
366/*
367 * Internal Definitions
368 *
369 * Boot Flags
370 */
371#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
372#define BOOTFLAG_WARM 0x02 /* Software reboot */
373
374#endif /* __CONFIG_H */