blob: 31a7cb18d86df613e95423466add05cc2b5ee2e0 [file] [log] [blame]
Stelian Pop2118ebb2008-05-08 18:52:25 +02001/*
2 * (C) Copyright 2007-2008
Stelian Popc9e798d2011-11-01 00:00:39 +01003 * Stelian Pop <stelian@popies.net>
Stelian Pop2118ebb2008-05-08 18:52:25 +02004 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9RLEK board.
7 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
Stelian Pop2118ebb2008-05-08 18:52:25 +02009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Xu, Hong21d671d2011-08-01 03:56:53 +000014#include <asm/hardware.h>
15
16#define CONFIG_SYS_TEXT_BASE 0x21F00000
Jens Scharsig425de622010-02-03 22:45:42 +010017
Stelian Pop2118ebb2008-05-08 18:52:25 +020018/* ARM asynchronous clock */
Xu, Hong21d671d2011-08-01 03:56:53 +000019#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
20#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* main clock xtal */
Stelian Pop2118ebb2008-05-08 18:52:25 +020021
Xu, Hong21d671d2011-08-01 03:56:53 +000022#define CONFIG_AT91SAM9RLEK 1 /* It's an AT91SAM9RLEK Board */
23
Jean-Christophe PLAGNIOL-VILLARDdc39ae92009-04-16 21:30:44 +020024#define CONFIG_ARCH_CPU_INIT
Stelian Pop2118ebb2008-05-08 18:52:25 +020025#define CONFIG_SKIP_LOWLEVEL_INIT
Xu, Hong21d671d2011-08-01 03:56:53 +000026
27#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
28#define CONFIG_SETUP_MEMORY_TAGS 1
29#define CONFIG_INITRD_TAG 1
30
Xu, Hong21d671d2011-08-01 03:56:53 +000031#define CONFIG_ATMEL_LEGACY
32#define CONFIG_AT91_GPIO 1
33#define CONFIG_AT91_GPIO_PULLUP 1
Stelian Pop2118ebb2008-05-08 18:52:25 +020034
35/*
36 * Hardware drivers
37 */
Xu, Hong21d671d2011-08-01 03:56:53 +000038
39/* serial console */
40#define CONFIG_ATMEL_USART
41#define CONFIG_USART_BASE ATMEL_BASE_DBGU
42#define CONFIG_USART_ID ATMEL_ID_SYS
Stelian Pop2118ebb2008-05-08 18:52:25 +020043
Stelian Pop761c70b2008-05-08 14:52:32 +020044/* LCD */
Stelian Pop761c70b2008-05-08 14:52:32 +020045#define LCD_BPP LCD_COLOR8
46#define CONFIG_LCD_LOGO 1
47#undef LCD_TEST_PATTERN
48#define CONFIG_LCD_INFO 1
49#define CONFIG_LCD_INFO_BELOW_LOGO 1
Stelian Pop761c70b2008-05-08 14:52:32 +020050#define CONFIG_ATMEL_LCD 1
51#define CONFIG_ATMEL_LCD_RGB565 1
Xu, Hong21d671d2011-08-01 03:56:53 +000052/* Let board_init_f handle the framebuffer allocation */
53#undef CONFIG_FB_ADDR
Xu, Hong21d671d2011-08-01 03:56:53 +000054
Jean-Christophe PLAGNIOL-VILLARDa484b002009-03-21 21:08:00 +010055/* LED */
56#define CONFIG_AT91_LED
57#define CONFIG_RED_LED AT91_PIN_PD14 /* this is the power led */
58#define CONFIG_GREEN_LED AT91_PIN_PD15 /* this is the user1 led */
59#define CONFIG_YELLOW_LED AT91_PIN_PD16 /* this is the user2 led */
60
Stelian Pop2118ebb2008-05-08 18:52:25 +020061
Stelian Pop2118ebb2008-05-08 18:52:25 +020062/*
63 * Command line configuration.
64 */
Stelian Pop2118ebb2008-05-08 18:52:25 +020065
Xu, Hong21d671d2011-08-01 03:56:53 +000066#define CONFIG_CMD_NAND 1
Stelian Pop2118ebb2008-05-08 18:52:25 +020067
68/* SDRAM */
69#define CONFIG_NR_DRAM_BANKS 1
Xu, Hong21d671d2011-08-01 03:56:53 +000070#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
71#define CONFIG_SYS_SDRAM_SIZE 0x04000000
72
73#define CONFIG_SYS_INIT_SP_ADDR \
74 (ATMEL_BASE_SRAM + 0x1000 - GENERATED_GBL_DATA_SIZE)
Stelian Pop2118ebb2008-05-08 18:52:25 +020075
76/* DataFlash */
Jean-Christophe PLAGNIOL-VILLARD4758ebd2009-03-27 23:26:44 +010077#define CONFIG_ATMEL_DATAFLASH_SPI
Xu, Hong21d671d2011-08-01 03:56:53 +000078#define CONFIG_HAS_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020079#define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
80#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
Xu, Hong21d671d2011-08-01 03:56:53 +000081#define AT91_SPI_CLK 15000000
82#define DATAFLASH_TCSS (0x1a << 16)
83#define DATAFLASH_TCHS (0x1 << 24)
Stelian Pop2118ebb2008-05-08 18:52:25 +020084
Stelian Pop2118ebb2008-05-08 18:52:25 +020085/* NAND flash */
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +010086#ifdef CONFIG_CMD_NAND
87#define CONFIG_NAND_ATMEL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020088#define CONFIG_SYS_MAX_NAND_DEVICE 1
Xu, Hong21d671d2011-08-01 03:56:53 +000089#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020090#define CONFIG_SYS_NAND_DBW_8 1
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +010091/* our ALE is AD21 */
92#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
93/* our CLE is AD22 */
94#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
95#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PB6
96#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD17
Wolfgang Denk2eb99ca2009-07-18 21:52:24 +020097
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +010098#endif
Stelian Pop2118ebb2008-05-08 18:52:25 +020099
Wu, Josh111ec4c2015-02-02 17:51:00 +0800100/* MMC */
Wu, Josh111ec4c2015-02-02 17:51:00 +0800101
102#ifdef CONFIG_CMD_MMC
Wu, Josh111ec4c2015-02-02 17:51:00 +0800103#define CONFIG_GENERIC_ATMEL_MCI
Wu, Josh111ec4c2015-02-02 17:51:00 +0800104#endif
105
Stelian Pop2118ebb2008-05-08 18:52:25 +0200106/* Ethernet - not present */
107
108/* USB - not supported */
109
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Stelian Pop2118ebb2008-05-08 18:52:25 +0200111
Xu, Hong21d671d2011-08-01 03:56:53 +0000112#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200113#define CONFIG_SYS_MEMTEST_END 0x23e00000
Stelian Pop2118ebb2008-05-08 18:52:25 +0200114
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#ifdef CONFIG_SYS_USE_DATAFLASH
Stelian Pop2118ebb2008-05-08 18:52:25 +0200116
117/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Jean-Christophe PLAGNIOL-VILLARD057c8492008-09-10 22:47:58 +0200118#define CONFIG_ENV_IS_IN_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200119#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200120#define CONFIG_ENV_OFFSET 0x4200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200121#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200122#define CONFIG_ENV_SIZE 0x4200
Alexandre Bellonie139cb32012-07-02 04:26:58 +0000123#define CONFIG_BOOTCOMMAND "cp.b 0xC0084000 0x22000000 0x210000; bootm"
Stelian Pop2118ebb2008-05-08 18:52:25 +0200124#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
125 "root=/dev/mtdblock0 " \
Albin Tonnerre918319c2009-07-22 18:30:03 +0200126 "mtdparts=atmel_nand:-(root) "\
Stelian Pop2118ebb2008-05-08 18:52:25 +0200127 "rw rootfstype=jffs2"
128
Wu, Josh0b128432015-02-02 17:51:01 +0800129#elif CONFIG_SYS_USE_NANDFLASH
Stelian Pop2118ebb2008-05-08 18:52:25 +0200130
131/* bootstrap + u-boot + env + linux in nandflash */
Xu, Hong21d671d2011-08-01 03:56:53 +0000132#define CONFIG_ENV_IS_IN_NAND 1
Wu, Josh65b553b2015-02-03 11:38:30 +0800133#define CONFIG_ENV_OFFSET 0xc0000
134#define CONFIG_ENV_OFFSET_REDUND 0x100000
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200135#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
Wu, Josh65b553b2015-02-03 11:38:30 +0800136#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0x200000 0x600000; " \
137 "nand read 0x21000000 0x180000 0x80000; " \
138 "bootz 0x22000000 - 0x21000000"
139#define CONFIG_BOOTARGS \
140 "console=ttyS0,115200 earlyprintk " \
141 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
Robert P. J. Dayae5070d2016-09-01 09:49:14 -0400142 "256K(env),256k(env_redundant),256k(spare)," \
Wu, Josh65b553b2015-02-03 11:38:30 +0800143 "512k(dtb),6M(kernel)ro,-(rootfs) " \
144 "rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs"
Stelian Pop2118ebb2008-05-08 18:52:25 +0200145
Wu, Josh0b128432015-02-02 17:51:01 +0800146#else /* CONFIG_SYS_USE_MMC */
147
148/* bootstrap + u-boot + env + linux in mmc */
149#define CONFIG_ENV_IS_IN_FAT
150#define CONFIG_FAT_WRITE
151#define FAT_ENV_INTERFACE "mmc"
152#define FAT_ENV_FILE "uboot.env"
153#define FAT_ENV_DEVICE_AND_PART "0"
154#define CONFIG_ENV_SIZE 0x4000
155#define CONFIG_BOOTCOMMAND "fatload mmc 0:1 0x21000000 at91sam9rlek.dtb; " \
156 "fatload mmc 0:1 0x22000000 zImage; " \
157 "bootz 0x22000000 - 0x21000000"
158#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
159 "mtdparts=atmel_nand:" \
160 "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \
161 "root=/dev/mmcblk0p2 rw rootwait"
Stelian Pop2118ebb2008-05-08 18:52:25 +0200162#endif
163
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200164#define CONFIG_SYS_CBSIZE 256
165#define CONFIG_SYS_MAXARGS 16
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200166#define CONFIG_SYS_LONGHELP 1
Xu, Hong21d671d2011-08-01 03:56:53 +0000167#define CONFIG_CMDLINE_EDITING 1
Alexandre Bellonie139cb32012-07-02 04:26:58 +0000168#define CONFIG_AUTO_COMPLETE
Stelian Pop2118ebb2008-05-08 18:52:25 +0200169
Stelian Pop2118ebb2008-05-08 18:52:25 +0200170/*
171 * Size of malloc() pool
172 */
Xu, Hong21d671d2011-08-01 03:56:53 +0000173#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Stelian Pop2118ebb2008-05-08 18:52:25 +0200174
Stelian Pop2118ebb2008-05-08 18:52:25 +0200175#endif