blob: 4ec3f92ca37102776a65be86acd7f25e79172939 [file] [log] [blame]
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +03001/*
2 * board/renesas/silk/silk.c
3 *
4 * Copyright (C) 2015 Renesas Electronics Corporation
5 * Copyright (C) 2015 Cogent Embedded, Inc.
6 *
7 * SPDX-License-Identifier: GPL-2.0
8 */
9
10#include <common.h>
11#include <malloc.h>
Nobuhiro Iwamatsu3cfab102014-12-09 16:20:04 +090012#include <dm.h>
13#include <dm/platform_data/serial_sh.h>
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +030014#include <asm/processor.h>
15#include <asm/mach-types.h>
16#include <asm/io.h>
17#include <asm/errno.h>
18#include <asm/arch/sys_proto.h>
19#include <asm/gpio.h>
20#include <asm/arch/rmobile.h>
21#include <asm/arch/rcar-mstp.h>
22#include <asm/arch/mmc.h>
Vladimir Barinov275ec282015-02-24 18:55:46 +020023#include <asm/arch/sh_sdhi.h>
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +030024#include <netdev.h>
25#include <miiphy.h>
26#include <i2c.h>
27#include <div64.h>
28#include "qos.h"
29
30DECLARE_GLOBAL_DATA_PTR;
31
32#define CLK2MHZ(clk) (clk / 1000 / 1000)
33void s_init(void)
34{
35 struct rcar_rwdt *rwdt = (struct rcar_rwdt *)RWDT_BASE;
36 struct rcar_swdt *swdt = (struct rcar_swdt *)SWDT_BASE;
37
38 /* Watchdog init */
39 writel(0xA5A5A500, &rwdt->rwtcsra);
40 writel(0xA5A5A500, &swdt->swtcsra);
41
42 /* QoS */
43 qos_init();
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +030044}
45
46#define TMU0_MSTP125 (1 << 25)
47#define SCIF2_MSTP719 (1 << 19)
48#define ETHER_MSTP813 (1 << 13)
49#define IIC1_MSTP323 (1 << 23)
50#define MMC0_MSTP315 (1 << 15)
Vladimir Barinov275ec282015-02-24 18:55:46 +020051#define SDHI1_MSTP312 (1 << 12)
52
53#define SD1CKCR 0xE6150078
54#define SD1_97500KHZ 0x7
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +030055
56int board_early_init_f(void)
57{
58 /* TMU */
59 mstp_clrbits_le32(MSTPSR1, SMSTPCR1, TMU0_MSTP125);
60
61 /* SCIF2 */
62 mstp_clrbits_le32(MSTPSR7, SMSTPCR7, SCIF2_MSTP719);
63
64 /* ETHER */
65 mstp_clrbits_le32(MSTPSR8, SMSTPCR8, ETHER_MSTP813);
66
67 /* IIC1 / sh-i2c ch1 */
68 mstp_clrbits_le32(MSTPSR3, SMSTPCR3, IIC1_MSTP323);
69
70#ifdef CONFIG_SH_MMCIF
71 /* MMC */
72 mstp_clrbits_le32(MSTPSR3, SMSTPCR3, MMC0_MSTP315);
73#endif
Vladimir Barinov275ec282015-02-24 18:55:46 +020074
75#ifdef CONFIG_SH_SDHI
76 /* SDHI1 */
77 mstp_clrbits_le32(MSTPSR3, SMSTPCR3, SDHI1_MSTP312);
78
79 /*
80 * Set SD1 to the 97.5MHz
81 */
82 writel(SD1_97500KHZ, SD1CKCR);
83#endif
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +030084 return 0;
85}
86
Vladimir Barinovadd4ec42015-02-24 18:54:31 +020087/* LSI pin pull-up control */
88#define PUPR3 0xe606010C
89#define PUPR3_ETH 0x006FF800
90#define PUPR1 0xe6060104
91#define PUPR1_DREQ0_N (1 << 20)
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +030092int board_init(void)
93{
94 /* adress of boot parameters */
95 gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
96
97 /* Init PFC controller */
98 r8a7794_pinmux_init();
99
100 /* Ether Enable */
101 gpio_request(GPIO_FN_ETH_CRS_DV, NULL);
102 gpio_request(GPIO_FN_ETH_RX_ER, NULL);
103 gpio_request(GPIO_FN_ETH_RXD0, NULL);
104 gpio_request(GPIO_FN_ETH_RXD1, NULL);
105 gpio_request(GPIO_FN_ETH_LINK, NULL);
106 gpio_request(GPIO_FN_ETH_REFCLK, NULL);
107 gpio_request(GPIO_FN_ETH_MDIO, NULL);
108 gpio_request(GPIO_FN_ETH_TXD1, NULL);
109 gpio_request(GPIO_FN_ETH_TX_EN, NULL);
110 gpio_request(GPIO_FN_ETH_MAGIC, NULL);
111 gpio_request(GPIO_FN_ETH_TXD0, NULL);
112 gpio_request(GPIO_FN_ETH_MDC, NULL);
113 gpio_request(GPIO_FN_IRQ8, NULL);
114
115 /* PHY reset */
Vladimir Barinovadd4ec42015-02-24 18:54:31 +0200116 mstp_clrbits_le32(PUPR3, PUPR3, PUPR3_ETH);
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +0300117 gpio_request(GPIO_GP_1_24, NULL);
Vladimir Barinovadd4ec42015-02-24 18:54:31 +0200118 mstp_clrbits_le32(PUPR1, PUPR1, PUPR1_DREQ0_N);
119
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +0300120 gpio_direction_output(GPIO_GP_1_24, 0);
121 mdelay(20);
122 gpio_set_value(GPIO_GP_1_24, 1);
123 udelay(1);
124
125 return 0;
126}
127
128#define CXR24 0xEE7003C0 /* MAC address high register */
129#define CXR25 0xEE7003C8 /* MAC address low register */
130int board_eth_init(bd_t *bis)
131{
132#ifdef CONFIG_SH_ETHER
133 int ret = -ENODEV;
134 u32 val;
135 unsigned char enetaddr[6];
136
137 ret = sh_eth_initialize(bis);
138 if (!eth_getenv_enetaddr("ethaddr", enetaddr))
139 return ret;
140
141 /* Set Mac address */
142 val = enetaddr[0] << 24 | enetaddr[1] << 16 |
143 enetaddr[2] << 8 | enetaddr[3];
144 writel(val, CXR24);
145
146 val = enetaddr[4] << 8 | enetaddr[5];
147 writel(val, CXR25);
148
149 return ret;
150#else
151 return 0;
152#endif
153}
154
155int board_mmc_init(bd_t *bis)
156{
Vladimir Barinov275ec282015-02-24 18:55:46 +0200157 int ret = -ENODEV;
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +0300158
159#ifdef CONFIG_SH_MMCIF
160 /* MMC0 */
161 gpio_request(GPIO_GP_4_31, NULL);
Vladimir Barinov313ff582015-02-24 18:54:18 +0200162 gpio_direction_output(GPIO_GP_4_31, 1);
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +0300163
164 ret = mmcif_mmc_init();
165#endif
Vladimir Barinov275ec282015-02-24 18:55:46 +0200166
167#ifdef CONFIG_SH_SDHI
168 gpio_request(GPIO_FN_SD1_DATA0, NULL);
169 gpio_request(GPIO_FN_SD1_DATA1, NULL);
170 gpio_request(GPIO_FN_SD1_DATA2, NULL);
171 gpio_request(GPIO_FN_SD1_DATA3, NULL);
172 gpio_request(GPIO_FN_SD1_CLK, NULL);
173 gpio_request(GPIO_FN_SD1_CMD, NULL);
174 gpio_request(GPIO_FN_SD1_CD, NULL);
175
176 /* SDHI 1 */
177 gpio_request(GPIO_GP_4_26, NULL);
178 gpio_request(GPIO_GP_4_29, NULL);
179 gpio_direction_output(GPIO_GP_4_26, 1);
180 gpio_direction_output(GPIO_GP_4_29, 1);
181
182 ret = sh_sdhi_init(CONFIG_SYS_SH_SDHI1_BASE, 1, 0);
183#endif
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +0300184 return ret;
185}
186
187int dram_init(void)
188{
189 gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
190
191 return 0;
192}
193
194const struct rmobile_sysinfo sysinfo = {
Nobuhiro Iwamatsu1cc95f62015-10-10 05:58:28 +0900195 CONFIG_ARCH_RMOBILE_BOARD_STRING
Vladimir Barinov3b7f0e12015-01-12 19:17:07 +0300196};
197
198void reset_cpu(ulong addr)
199{
200 u8 val;
201
202 i2c_set_bus_num(1); /* PowerIC connected to ch1 */
203 i2c_read(CONFIG_SYS_I2C_POWERIC_ADDR, 0x13, 1, &val, 1);
204 val |= 0x02;
205 i2c_write(CONFIG_SYS_I2C_POWERIC_ADDR, 0x13, 1, &val, 1);
206}
Nobuhiro Iwamatsu3cfab102014-12-09 16:20:04 +0900207
208static const struct sh_serial_platdata serial_platdata = {
209 .base = SCIF2_BASE,
210 .type = PORT_SCIF,
211 .clk = 14745600,
212 .clk_mode = EXT_CLK,
213};
214
Vladimir Barinov80069b72015-02-24 18:54:48 +0200215U_BOOT_DEVICE(silk_serials) = {
Nobuhiro Iwamatsu3cfab102014-12-09 16:20:04 +0900216 .name = "serial_sh",
217 .platdata = &serial_platdata,
218};