blob: aadd06c566c043e7e1909a3dc23fa70514022de1 [file] [log] [blame]
Marek Vasuta3c31e92019-03-04 21:23:25 +01001/* SPDX-License-Identifier: GPL-2.0+
Marek Vasutedd15fc2018-01-07 20:17:39 +01002 *
Marek Vasuta3c31e92019-03-04 21:23:25 +01003 * Copyright (C) 2015 Renesas Electronics Corp.
Marek Vasutedd15fc2018-01-07 20:17:39 +01004 */
5
6#ifndef __DT_BINDINGS_CLOCK_R8A7791_CPG_MSSR_H__
7#define __DT_BINDINGS_CLOCK_R8A7791_CPG_MSSR_H__
8
9#include <dt-bindings/clock/renesas-cpg-mssr.h>
10
11/* r8a7791 CPG Core Clocks */
12#define R8A7791_CLK_Z 0
13#define R8A7791_CLK_ZG 1
14#define R8A7791_CLK_ZTR 2
15#define R8A7791_CLK_ZTRD2 3
16#define R8A7791_CLK_ZT 4
17#define R8A7791_CLK_ZX 5
18#define R8A7791_CLK_ZS 6
19#define R8A7791_CLK_HP 7
20#define R8A7791_CLK_I 8
21#define R8A7791_CLK_B 9
22#define R8A7791_CLK_LB 10
23#define R8A7791_CLK_P 11
24#define R8A7791_CLK_CL 12
25#define R8A7791_CLK_M2 13
26#define R8A7791_CLK_ADSP 14
27#define R8A7791_CLK_ZB3 15
28#define R8A7791_CLK_ZB3D2 16
29#define R8A7791_CLK_DDR 17
30#define R8A7791_CLK_SDH 18
31#define R8A7791_CLK_SD0 19
32#define R8A7791_CLK_SD2 20
33#define R8A7791_CLK_SD3 21
34#define R8A7791_CLK_MMC0 22
35#define R8A7791_CLK_MP 23
36#define R8A7791_CLK_SSP 24
37#define R8A7791_CLK_SSPRS 25
38#define R8A7791_CLK_QSPI 26
39#define R8A7791_CLK_CP 27
40#define R8A7791_CLK_RCAN 28
41#define R8A7791_CLK_R 29
42#define R8A7791_CLK_OSC 30
43
44#endif /* __DT_BINDINGS_CLOCK_R8A7791_CPG_MSSR_H__ */