blob: 0596fa4aadeb5d7fd80f45a15e139ba1bebd17c1 [file] [log] [blame]
wdenk16f21702002-08-26 21:58:50 +00001/*
2 * (C) Copyright 2000
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 *
wdenk6dd652f2003-06-19 23:40:20 +000023 * hacked for Hymod FPGA support by Murray.Jensen@csiro.au, 29-Jan-01
wdenk16f21702002-08-26 21:58:50 +000024 */
25
26#include <common.h>
27#include <command.h>
28#include <net.h>
wdenk16f21702002-08-26 21:58:50 +000029#include <asm/iopin_8260.h>
wdenk16f21702002-08-26 21:58:50 +000030
31/*-----------------------------------------------------------------------
32 * Board Special Commands: FPGA load/store, EEPROM erase
33 */
34
35#if (CONFIG_COMMANDS & CFG_CMD_BSP)
36
37#define LOAD_SUCCESS 0
38#define LOAD_FAIL_NOCONF 1
39#define LOAD_FAIL_NOINIT 2
40#define LOAD_FAIL_NODONE 3
41
42#define STORE_SUCCESS 0
43
44/*
45 * Programming the Hymod FPGAs
46 *
47 * The 8260 io port config table is set up so that the INIT pin is
48 * held Low (Open Drain output 0) - this will delay the automatic
49 * Power-On config until INIT is released (by making it an input).
50 *
51 * If the FPGA has been programmed before, then the assertion of PROGRAM
52 * will initiate configuration (i.e. it begins clearing the RAM).
53 *
54 * When the FPGA is ready to receive configuration data (either after
55 * releasing INIT after Power-On, or after asserting PROGRAM), it will
56 * pull INIT high.
57 *
58 * Notes from Paul Dunn:
59 *
60 * 1. program pin should be forced low for >= 300ns
61 * (about 20 bus clock cycles minimum).
62 *
63 * 2. then wait for init to go high, which signals
64 * that the FPGA has cleared its internal memory
65 * and is ready to load
66 *
67 * 3. perform load writes of entire config file
68 *
69 * 4. wait for done to go high, which should be
70 * within a few bus clock cycles. If done has not
71 * gone high after reasonable period, then load
72 * has not worked (wait several ms?)
73 */
74
wdenk6dd652f2003-06-19 23:40:20 +000075int
76fpga_load (int mezz, uchar *addr, ulong size)
wdenk16f21702002-08-26 21:58:50 +000077{
78 DECLARE_GLOBAL_DATA_PTR;
79
80 hymod_conf_t *cp = &gd->bd->bi_hymod_conf;
wdenk6dd652f2003-06-19 23:40:20 +000081 xlx_info_t *fp;
wdenk16f21702002-08-26 21:58:50 +000082 xlx_iopins_t *fpgaio;
83 volatile uchar *fpgabase;
84 volatile uint cnt;
85 uchar *eaddr = addr + size;
86 int result;
87
wdenk6dd652f2003-06-19 23:40:20 +000088 if (mezz)
89 fp = &cp->mezz.xlx[0];
90 else
91 fp = &cp->main.xlx[0];
92
93 if (!fp->mmap.prog.exists)
94 return (LOAD_FAIL_NOCONF);
95
96 fpgabase = (uchar *)fp->mmap.prog.base;
97 fpgaio = &fp->iopins;
wdenk16f21702002-08-26 21:58:50 +000098
99 /* set enable HIGH if required */
100 if (fpgaio->enable_pin.flag)
101 iopin_set_high (&fpgaio->enable_pin);
102
103 /* ensure INIT is released (set it to be an input) */
104 iopin_set_in (&fpgaio->init_pin);
105
106 /* toggle PROG Low then High (will already be Low after Power-On) */
107 iopin_set_low (&fpgaio->prog_pin);
wdenk6dd652f2003-06-19 23:40:20 +0000108 udelay (1); /* minimum 300ns - 1usec should do it */
wdenk16f21702002-08-26 21:58:50 +0000109 iopin_set_high (&fpgaio->prog_pin);
110
111 /* wait for INIT High */
112 cnt = 0;
113 while (!iopin_is_high (&fpgaio->init_pin))
114 if (++cnt == 10000000) {
115 result = LOAD_FAIL_NOINIT;
116 goto done;
117 }
118
119 /* write configuration data */
120 while (addr < eaddr)
121 *fpgabase = *addr++;
122
123 /* wait for DONE High */
124 cnt = 0;
125 while (!iopin_is_high (&fpgaio->done_pin))
126 if (++cnt == 100000000) {
127 result = LOAD_FAIL_NODONE;
128 goto done;
129 }
130
131 /* success */
132 result = LOAD_SUCCESS;
133
134 done:
135
136 if (fpgaio->enable_pin.flag)
137 iopin_set_low (&fpgaio->enable_pin);
138
139 return (result);
140}
141
142/* ------------------------------------------------------------------------- */
143int
144do_fpga (cmd_tbl_t * cmdtp, int flag, int argc, char *argv[])
145{
146 uchar *addr, *save_addr;
147 ulong size;
148 int mezz, arg, result;
149
150 switch (argc) {
151
152 case 0:
153 case 1:
154 break;
155
156 case 2:
157 if (strcmp (argv[1], "info") == 0) {
158 printf ("\nHymod FPGA Info...\n");
wdenk6dd652f2003-06-19 23:40:20 +0000159 printf ("\t\t\t\tAddress\t\tSize\n");
160 printf ("\tMain Configuration:\t0x%08x\t%d\n",
161 FPGA_MAIN_CFG_BASE, FPGA_MAIN_CFG_SIZE);
162 printf ("\tMain Register:\t\t0x%08x\t%d\n",
163 FPGA_MAIN_REG_BASE, FPGA_MAIN_REG_SIZE);
164 printf ("\tMain Port:\t\t0x%08x\t%d\n",
165 FPGA_MAIN_PORT_BASE, FPGA_MAIN_PORT_SIZE);
166 printf ("\tMezz Configuration:\t0x%08x\t%d\n",
167 FPGA_MEZZ_CFG_BASE, FPGA_MEZZ_CFG_SIZE);
wdenk16f21702002-08-26 21:58:50 +0000168 return 0;
169 }
170 break;
171
172 case 3:
173 if (strcmp (argv[1], "store") == 0) {
174 addr = (uchar *) simple_strtoul (argv[2], NULL, 16);
175
176 save_addr = addr;
177#if 0
wdenk6dd652f2003-06-19 23:40:20 +0000178 /* fpga readback unimplemented */
179 while (more readback data)
180 *addr++ = *fpga;
181 result = error ? STORE_FAIL_XXX : STORE_SUCCESS;
wdenk16f21702002-08-26 21:58:50 +0000182#else
wdenk6dd652f2003-06-19 23:40:20 +0000183 result = STORE_SUCCESS;
wdenk16f21702002-08-26 21:58:50 +0000184#endif
wdenk6dd652f2003-06-19 23:40:20 +0000185
wdenk16f21702002-08-26 21:58:50 +0000186 if (result == STORE_SUCCESS) {
wdenk6dd652f2003-06-19 23:40:20 +0000187 printf ("SUCCEEDED (%d bytes)\n",
188 addr - save_addr);
wdenk16f21702002-08-26 21:58:50 +0000189 return 0;
190 } else
wdenk6dd652f2003-06-19 23:40:20 +0000191 printf ("FAILED (%d bytes)\n",
192 addr - save_addr);
wdenk16f21702002-08-26 21:58:50 +0000193 return 1;
194 }
195 break;
196
197 case 4:
198 if (strcmp (argv[1], "tftp") == 0) {
199 copy_filename (BootFile, argv[2], sizeof (BootFile));
200 load_addr = simple_strtoul (argv[3], NULL, 16);
wdenk6dd652f2003-06-19 23:40:20 +0000201 NetBootFileXferSize = 0;
wdenk16f21702002-08-26 21:58:50 +0000202
wdenkeb9401e2002-11-11 02:11:37 +0000203 if (NetLoop (TFTP) <= 0) {
wdenk6dd652f2003-06-19 23:40:20 +0000204 printf ("tftp transfer failed - aborting "
205 "fgpa load\n");
wdenk16f21702002-08-26 21:58:50 +0000206 return 1;
207 }
208
209 if (NetBootFileXferSize == 0) {
wdenk6dd652f2003-06-19 23:40:20 +0000210 printf ("can't determine file size - "
211 "aborting fpga load\n");
wdenk16f21702002-08-26 21:58:50 +0000212 return 1;
213 }
214
wdenk6dd652f2003-06-19 23:40:20 +0000215 printf ("File transfer succeeded - "
216 "beginning fpga load...");
wdenk16f21702002-08-26 21:58:50 +0000217
218 result = fpga_load (0, (uchar *) load_addr,
wdenk6dd652f2003-06-19 23:40:20 +0000219 NetBootFileXferSize);
220
wdenk16f21702002-08-26 21:58:50 +0000221 if (result == LOAD_SUCCESS) {
222 printf ("SUCCEEDED\n");
223 return 0;
wdenk6dd652f2003-06-19 23:40:20 +0000224 } else if (result == LOAD_FAIL_NOCONF)
225 printf ("FAILED (no CONF)\n");
226 else if (result == LOAD_FAIL_NOINIT)
wdenk16f21702002-08-26 21:58:50 +0000227 printf ("FAILED (no INIT)\n");
228 else
229 printf ("FAILED (no DONE)\n");
230 return 1;
231
232 }
233 /* fall through ... */
234
235 case 5:
236 if (strcmp (argv[1], "load") == 0) {
237 if (argc == 5) {
238 if (strcmp (argv[2], "main") == 0)
239 mezz = 0;
240 else if (strcmp (argv[2], "mezz") == 0)
241 mezz = 1;
242 else {
wdenk6dd652f2003-06-19 23:40:20 +0000243 printf ("FPGA type must be either "
244 "`main' or `mezz'\n");
wdenk16f21702002-08-26 21:58:50 +0000245 return 1;
246 }
247 arg = 3;
248 } else {
249 mezz = 0;
250 arg = 2;
251 }
wdenk6dd652f2003-06-19 23:40:20 +0000252
wdenk16f21702002-08-26 21:58:50 +0000253 addr = (uchar *) simple_strtoul (argv[arg++], NULL, 16);
254 size = (ulong) simple_strtoul (argv[arg], NULL, 16);
255
256 result = fpga_load (mezz, addr, size);
wdenk6dd652f2003-06-19 23:40:20 +0000257
wdenk16f21702002-08-26 21:58:50 +0000258 if (result == LOAD_SUCCESS) {
259 printf ("SUCCEEDED\n");
260 return 0;
wdenk6dd652f2003-06-19 23:40:20 +0000261 } else if (result == LOAD_FAIL_NOCONF)
262 printf ("FAILED (no CONF)\n");
263 else if (result == LOAD_FAIL_NOINIT)
wdenk16f21702002-08-26 21:58:50 +0000264 printf ("FAILED (no INIT)\n");
265 else
266 printf ("FAILED (no DONE)\n");
267 return 1;
268 }
269 break;
270
271 default:
272 break;
273 }
274
275 printf ("Usage:\n%s\n", cmdtp->usage);
276 return 1;
277}
wdenk0d498392003-07-01 21:06:45 +0000278U_BOOT_CMD(
279 fpga, 6, 1, do_fpga,
wdenk8bde7f72003-06-27 21:31:46 +0000280 "fpga - FPGA sub-system\n",
281 "load [type] addr size\n"
282 " - write the configuration data at memory address `addr',\n"
283 " size `size' bytes, into the FPGA of type `type' (either\n"
284 " `main' or `mezz', default `main'). e.g.\n"
285 " `fpga load 100000 7d8f'\n"
286 " loads the main FPGA with config data at address 100000\n"
287 " HEX, size 7d8f HEX (32143 DEC) bytes\n"
288 "fpga tftp file addr\n"
289 " - transfers `file' from the tftp server into memory at\n"
290 " address `addr', then writes the entire file contents\n"
291 " into the main FPGA\n"
292 "fpga store addr\n"
293 " - read configuration data from the main FPGA (the mezz\n"
294 " FPGA is write-only), into address `addr'. There must be\n"
295 " enough memory available at `addr' to hold all the config\n"
296 " data - the size of which is determined by VC:???\n"
297 "fpga info\n"
298 " - print information about the Hymod FPGA, namely the\n"
299 " memory addresses at which the four FPGA local bus\n"
300 " address spaces appear in the physical address space\n"
301);
wdenk16f21702002-08-26 21:58:50 +0000302/* ------------------------------------------------------------------------- */
303int
304do_eecl (cmd_tbl_t * cmdtp, int flag, int argc, char *argv[])
305{
306 uchar data[HYMOD_EEPROM_SIZE];
wdenk6dd652f2003-06-19 23:40:20 +0000307 uint addr = CFG_I2C_EEPROM_ADDR;
wdenk16f21702002-08-26 21:58:50 +0000308
309 switch (argc) {
310
311 case 1:
wdenk6dd652f2003-06-19 23:40:20 +0000312 addr |= HYMOD_EEOFF_MAIN;
wdenk16f21702002-08-26 21:58:50 +0000313 break;
314
315 case 2:
316 if (strcmp (argv[1], "main") == 0) {
wdenk6dd652f2003-06-19 23:40:20 +0000317 addr |= HYMOD_EEOFF_MAIN;
wdenk16f21702002-08-26 21:58:50 +0000318 break;
319 }
320 if (strcmp (argv[1], "mezz") == 0) {
wdenk6dd652f2003-06-19 23:40:20 +0000321 addr |= HYMOD_EEOFF_MEZZ;
wdenk16f21702002-08-26 21:58:50 +0000322 break;
323 }
324 /* fall through ... */
325
326 default:
327 printf ("Usage:\n%s\n", cmdtp->usage);
328 return 1;
329 }
330
331 memset (data, 0, HYMOD_EEPROM_SIZE);
wdenk16f21702002-08-26 21:58:50 +0000332
wdenk6dd652f2003-06-19 23:40:20 +0000333 eeprom_write (addr, 0, data, HYMOD_EEPROM_SIZE);
334
335 return 0;
wdenk16f21702002-08-26 21:58:50 +0000336}
wdenk0d498392003-07-01 21:06:45 +0000337U_BOOT_CMD(
338 eeclear, 1, 0, do_eecl,
wdenk8bde7f72003-06-27 21:31:46 +0000339 "eeclear - Clear the eeprom on a Hymod board \n",
340 "[type]\n"
341 " - write zeroes into the EEPROM on the board of type `type'\n"
342 " (`type' is either `main' or `mezz' - default `main')\n"
343 " Note: the EEPROM write enable jumper must be installed\n"
344);
wdenk16f21702002-08-26 21:58:50 +0000345
wdenk6dd652f2003-06-19 23:40:20 +0000346/* ------------------------------------------------------------------------- */
347
wdenk6dd652f2003-06-19 23:40:20 +0000348int
349do_htest (cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
350{
351#if 0
352 int rc;
353#endif
354#ifdef CONFIG_ETHER_LOOPBACK_TEST
355 extern void eth_loopback_test (void);
356#endif /* CONFIG_ETHER_LOOPBACK_TEST */
357
358 printf ("HYMOD tests - ensure loopbacks etc. are connected\n\n");
359
360#if 0
361 /* Load FPGA with test program */
362
363 printf ("Loading test FPGA program ...");
364
365 rc = fpga_load (0, test_bitfile, sizeof (test_bitfile));
366
367 switch (rc) {
368
369 case LOAD_SUCCESS:
370 printf (" SUCCEEDED\n");
371 break;
372
373 case LOAD_FAIL_NOCONF:
374 printf (" FAILED (no configuration space defined)\n");
375 return 1;
376
377 case LOAD_FAIL_NOINIT:
378 printf (" FAILED (timeout - no INIT signal seen)\n");
379 return 1;
380
381 case LOAD_FAIL_NODONE:
382 printf (" FAILED (timeout - no DONE signal seen)\n");
383 return 1;
384
385 default:
386 printf (" FAILED (unknown return code from fpga_load\n");
387 return 1;
388 }
389
390 /* run Local Bus <=> Xilinx tests */
391
392 /* tell Xilinx to run ZBT Ram, High Speed serial and Mezzanine tests */
393
394 /* run SDRAM test */
395#endif
396
397#ifdef CONFIG_ETHER_LOOPBACK_TEST
398 /* run Ethernet test */
399 eth_loopback_test ();
400#endif /* CONFIG_ETHER_LOOPBACK_TEST */
401
402 return 0;
403}
404
405#endif /* CFG_CMD_BSP */
wdenk16f21702002-08-26 21:58:50 +0000406
407/* ------------------------------------------------------------------------- */