blob: 92251fc0bded0825dcaff3092b9be88f54291050 [file] [log] [blame]
Valentin Yakovenkov446707c2009-10-26 18:43:04 -04001/*
2 * U-boot - Configuration file for BF561 Acvilon System On Module
3 * For more information please go to http://www.niistt.ru/
4 */
5
6#ifndef __CONFIG_BF561_ACVILON_H__
7#define __CONFIG_BF561_ACVILON_H__
8
9#include <asm/config-pre.h>
10
11
12/*
13 * Processor Settings
14 */
Mike Frysingerfbcf8e82010-12-23 14:58:37 -050015#define CONFIG_BFIN_CPU bf561-0.5
16#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
Valentin Yakovenkov446707c2009-10-26 18:43:04 -040017
18
19/*
20 * Clock Settings
21 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
22 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
23 */
24/* CONFIG_CLKIN_HZ is any value in Hz */
25#define CONFIG_CLKIN_HZ 12000000
26/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
27/* 1 = CLKIN / 2 */
28#define CONFIG_CLKIN_HALF 0
29/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
30/* 1 = bypass PLL */
31#define CONFIG_PLL_BYPASS 0
32/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
33/* Values can range from 0-63 (where 0 means 64) */
34#define CONFIG_VCO_MULT 50
35/* CCLK_DIV controls the core clock divider */
36/* Values can be 1, 2, 4, or 8 ONLY */
37#define CONFIG_CCLK_DIV 1
38/* SCLK_DIV controls the system clock divider */
39/* Values can range from 1-15 */
40#define CONFIG_SCLK_DIV 5
41
42
43/*
44 * Memory Settings
45 */
46#define CONFIG_MEM_ADD_WDTH 10
47#define CONFIG_MEM_SIZE 128
48
49#define CONFIG_EBIU_SDRRC_VAL 0x300
50#define CONFIG_EBIU_SDGCTL_VAL 0x00B11189
51
52#define CONFIG_EBIU_AMGCTL_VAL 0x4e
53#define CONFIG_EBIU_AMBCTL0_VAL 0xffc2ffc2
54#define CONFIG_EBIU_AMBCTL1_VAL 0x99b35554
55
Sonic Zhang6e6b2212013-12-09 12:45:29 +080056#define CONFIG_SYS_MONITOR_LEN (384 * 1024)
Valentin Yakovenkov446707c2009-10-26 18:43:04 -040057#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
58
59
60/*
61 * RTC Settings
62 */
63#define CONFIG_RTC_DS1337
64#define CONFIG_SYS_I2C_RTC_ADDR 0x68
65
66/* I2C SYSMON (LM75, AD7414 is almost compatible) */
67#define CONFIG_DTT_LM75 1 /* ON Semi's LM75 */
68#define CONFIG_DTT_SENSORS {0} /* Sensor addresses */
69#define CONFIG_SYS_I2C_DTT_ADDR 0x49
70/*#define CONFIG_SYS_DTT_MAX_TEMP 70
71#define CONFIG_SYS_DTT_LOW_TEMP -30
72#define CONFIG_SYS_DTT_HYSTERESIS 3*/
73
74
75/*
76 * Network Settings
77 */
78#define ADI_CMDS_NETWORK 1
Valentin Yakovenkov446707c2009-10-26 18:43:04 -040079#define CONFIG_CMD_MII
80#define CONFIG_CMD_DATE
81#define CONFIG_CMD_DTT
82
83#if defined(CONFIG_CMD_NET)
84
85#define CONFIG_SMC911X 1
86#define CONFIG_SMC911X_32_BIT
87/* #define CONFIG_SMC911X_16_BIT */
88#define CONFIG_SMC911X_BASE 0x28000000
89
90#endif /* (CONFIG_CMD_NET) */
91
92#define CONFIG_HOSTNAME bf561-acvilon
93
Valentin Yakovenkov446707c2009-10-26 18:43:04 -040094
95/*
96 * Flash Settings
97 */
98#define CONFIG_SYS_NO_FLASH
99
100
101/*
102 * I2C Settings
103 */
104#define CONFIG_HARD_I2C
105/* Use 300kHz speed by default */
106#define CONFIG_SYS_I2C_SPEED 0x00
107#define CONFIG_PCA9564_I2C
108#define CONFIG_PCA9564_BASE 0x2c000000
109
110
111/*
112 * SPI Settings
113 */
114#define CONFIG_BFIN_SPI
115#define CONFIG_ENV_SPI_MAX_HZ 10000000
116#define CONFIG_SF_DEFAULT_SPEED 10000000
Valentin Yakovenkov446707c2009-10-26 18:43:04 -0400117
118
119/*
120 * Env Storage Settings
121 */
122#define CONFIG_ENV_IS_IN_SPI_FLASH
Valentin Yakovenkov446707c2009-10-26 18:43:04 -0400123#define CONFIG_ENV_SECT_SIZE (1056 * 8)
124#define CONFIG_ENV_OFFSET ((16 + 256) * 1056)
125#define CONFIG_ENV_SIZE (8 * 1056)
Valentin Yakovenkov446707c2009-10-26 18:43:04 -0400126
127
128/*
129 * NAND Settings
130 * We're using NAND_PLAT driver to make things simplier
131 */
132#define CONFIG_NAND_PLAT
133#define CONFIG_CMD_NAND
134#define CONFIG_SYS_NAND_BASE 0x24000000
135#define CONFIG_SYS_MAX_NAND_DEVICE 1
136
137#define BFIN_NAND_CLE(chip) ((unsigned long)(chip)->IO_ADDR_W | (1 << 2))
138#define BFIN_NAND_ALE(chip) ((unsigned long)(chip)->IO_ADDR_W | (1 << 3))
Valentin Yakovenkov446707c2009-10-26 18:43:04 -0400139#define BFIN_NAND_WRITE(addr, cmd) \
140 do { \
141 bfin_write8(addr, cmd); \
142 SSYNC(); \
143 } while (0)
144
145#define NAND_PLAT_WRITE_CMD(chip, cmd) BFIN_NAND_WRITE(BFIN_NAND_CLE(chip), cmd)
146#define NAND_PLAT_WRITE_ADR(chip, cmd) BFIN_NAND_WRITE(BFIN_NAND_ALE(chip), cmd)
Mike Frysinger67ceefa2010-07-05 04:55:05 -0400147#define NAND_PLAT_GPIO_DEV_READY GPIO_PF10
Valentin Yakovenkov446707c2009-10-26 18:43:04 -0400148
149
150/*
151 * Misc Settings
152 */
153#define CONFIG_UART_CONSOLE 0
154#define CONFIG_BAUDRATE 57600
Valentin Yakovenkov446707c2009-10-26 18:43:04 -0400155
156/*
157 * Pull in common ADI header for remaining command/environment setup
158 */
159#include <configs/bfin_adi_common.h>
160
161#endif /* __CONFIG_BF561_ACVILON_H__ */