blob: b4c1edfa3dc6e22b2f5a4c5561a26637676c3a82 [file] [log] [blame]
wdenkda27dcf2002-09-10 19:19:06 +00001/*
2 * (C) Copyright 2000
3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
5 *
6 * Configuation settings for the implementa impA7 board.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/*
31 * If we are developing, we might want to start armboot from ram
32 * so we MUST NOT initialize critical regs like mem-timing ...
33 */
34#define CONFIG_INIT_CRITICAL /* undef for developing */
35
36/*
37 * High Level Configuration Options
38 * (easy to change)
39 */
40#define CONFIG_ARM7 1 /* This is a ARM7 CPU */
41#define CONFIG_IMPA7 1 /* on an impA7 Board */
42#define CONFIG_ARM_THUMB 1 /* this is an ARM720TDMI */
43#define CONFIG_ARM7_REVD 1 /* enable ARM720 REV.D Workarounds */
44
45#undef CONFIG_USE_IRQ /* don't need them anymore */
46
47/*
48 * Size of malloc() pool
49 */
wdenk699b13a2002-11-03 18:03:52 +000050#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
wdenka8c7c702003-12-06 19:49:23 +000051#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
wdenkda27dcf2002-09-10 19:19:06 +000052
53/*
54 * Hardware drivers
55 */
56#define CONFIG_DRIVER_CS8900 1 /* we have a CS8900 on-board */
57#define CS8900_BASE 0x20000000
58#define CS8900_BUS32 1
59
60/*
61 * select serial console configuration
62 */
63#define CONFIG_SERIAL1 1 /* we use Serial line 1 */
64
65/* allow to overwrite serial and ethaddr */
66#define CONFIG_ENV_OVERWRITE
67
68#define CONFIG_BAUDRATE 9600
69
70#define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAULT|CONFIG_BOOTP_BOOTFILESIZE)
71
72#define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_JFFS2)
73
74/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
75#include <cmd_confdefs.h>
76
77#define CONFIG_BOOTDELAY 3
78#define CONFIG_BOOTARGS "devfs=mount root=ramfs console=ttyS0,9600"
79/*#define CONFIG_ETHADDR 08:00:3e:26:0a:5a */
80/*#define CONFIG_NETMASK 255.255.0.0 */
81/*#define CONFIG_IPADDR 172.22.2.128 */
82/*#define CONFIG_SERVERIP 172.22.2.126 */
83/*#define CONFIG_BOOTFILE "impa7" */
84#define CONFIG_BOOTCOMMAND "bootp;bootm"
85
86#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
87#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
88#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
89#endif
90
91/*
92 * Miscellaneous configurable options
93 */
94#define CFG_LONGHELP /* undef to save memory */
95#define CFG_PROMPT "impA7 # " /* Monitor Command Prompt */
96#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
97#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
98#define CFG_MAXARGS 16 /* max number of command args */
99#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
100
101#define CFG_MEMTEST_START 0xc0400000 /* memtest works on */
102#define CFG_MEMTEST_END 0xc0800000 /* 4 ... 8 MB in DRAM */
103
104#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
105
106#define CFG_LOAD_ADDR 0xc1000000 /* default load address */
107
108#define CFG_HZ 2000 /* decrementer freq: 2 kHz */
109
110 /* valid baudrates */
111#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
112
113/*-----------------------------------------------------------------------
114 * Stack sizes
115 *
116 * The stack sizes are set up in start.S using the settings below
117 */
118#define CONFIG_STACKSIZE (128*1024) /* regular stack */
119#ifdef CONFIG_USE_IRQ
120#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
121#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
122#endif
123
124/*-----------------------------------------------------------------------
125 * Physical Memory Map
126 */
127#define CONFIG_NR_DRAM_BANKS 2 /* we have 2 banks of DRAM */
128#define PHYS_SDRAM_1 0xc0000000 /* SDRAM Bank #1 */
129#define PHYS_SDRAM_1_SIZE 0x00800000 /* 8 MB */
130#define PHYS_SDRAM_2 0xc1000000 /* SDRAM Bank #2 */
131#define PHYS_SDRAM_2_SIZE 0x00800000 /* 8 MB */
132
133#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
134#define PHYS_FLASH_2 0x10000000 /* Flash Bank #2 */
135#define PHYS_FLASH_SIZE 0x00800000 /* 16 MB */
136
137#define CFG_FLASH_BASE PHYS_FLASH_1
138
139/*-----------------------------------------------------------------------
140 * FLASH and environment organization
141 */
142#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
143#define CFG_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
144
145/* timeout values are in ticks */
146#define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */
147#define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */
148
149#define CFG_ENV_IS_IN_FLASH 1
150#define CFG_ENV_ADDR (PHYS_FLASH_1 + 0x1C000) /* Addr of Environment Sector */
151#define CFG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
152
153/* Flash banks JFFS2 should use */
154#define CFG_JFFS2_FIRST_BANK 0
155#define CFG_JFFS2_FIRST_SECTOR 8
156#define CFG_JFFS2_NUM_BANKS 2
157
158#endif /* __CONFIG_H */