blob: 4baccdc1e977c91260e72869036190ca797b4dfb [file] [log] [blame]
Soeren Moch05d492a2014-11-03 13:57:01 +01001/*
2 * Copyright (C) 2014 Soeren Moch <smoch@web.de>
3 *
4 * Configuration settings for the TBS2910 MatrixARM board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __TBS2910_CONFIG_H
10#define __TBS2910_CONFIG_H
11
12#include "mx6_common.h"
Soeren Moch05d492a2014-11-03 13:57:01 +010013
14/* General configuration */
Soeren Moch05d492a2014-11-03 13:57:01 +010015
16#define CONFIG_MACH_TYPE 3980
17
Soeren Moch05d492a2014-11-03 13:57:01 +010018#define CONFIG_SYS_HZ 1000
19
Adrian Alonso1368f992015-09-02 13:54:13 -050020#define CONFIG_IMX_THERMAL
Soeren Mochfbd18aa2015-05-29 20:32:41 +020021
Soeren Moch05d492a2014-11-03 13:57:01 +010022/* Physical Memory Map */
23#define CONFIG_NR_DRAM_BANKS 1
24#define CONFIG_SYS_SDRAM_BASE MMDC0_ARB_BASE_ADDR
25
26#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
27#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
28#define CONFIG_SYS_INIT_SP_OFFSET \
29 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
30#define CONFIG_SYS_INIT_SP_ADDR \
31 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
32
33#define CONFIG_SYS_MALLOC_LEN (128 * 1024 * 1024)
34
35#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
36#define CONFIG_SYS_MEMTEST_END \
37 (CONFIG_SYS_MEMTEST_START + 500 * 1024 * 1024)
38
Soeren Moch29138c62016-09-21 13:16:21 +020039#define CONFIG_SYS_BOOTMAPSZ 0x10000000
Soeren Moch05d492a2014-11-03 13:57:01 +010040
41/* Serial console */
42#define CONFIG_MXC_UART
43#define CONFIG_MXC_UART_BASE UART1_BASE /* select UART1/UART2 */
Soeren Moch05d492a2014-11-03 13:57:01 +010044
Soeren Moch05d492a2014-11-03 13:57:01 +010045#define CONFIG_CONS_INDEX 1
46
Soeren Moch05d492a2014-11-03 13:57:01 +010047/* Filesystems / image support */
Soeren Moch05d492a2014-11-03 13:57:01 +010048
49/* MMC */
Soeren Moch05d492a2014-11-03 13:57:01 +010050#define CONFIG_SYS_FSL_USDHC_NUM 3
51#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
Soeren Moch9927d602015-05-05 23:09:21 +020052#define CONFIG_SUPPORT_EMMC_BOOT
Soeren Moch05d492a2014-11-03 13:57:01 +010053
54/* Ethernet */
55#define CONFIG_FEC_MXC
Soeren Moch05d492a2014-11-03 13:57:01 +010056#define CONFIG_FEC_MXC
57#define CONFIG_MII
58#define IMX_FEC_BASE ENET_BASE_ADDR
59#define CONFIG_FEC_XCV_TYPE RGMII
60#define CONFIG_ETHPRIME "FEC"
61#define CONFIG_FEC_MXC_PHYADDR 4
62#define CONFIG_PHYLIB
63#define CONFIG_PHY_ATHEROS
64
65/* Framebuffer */
Soeren Moch05d492a2014-11-03 13:57:01 +010066#ifdef CONFIG_VIDEO
67#define CONFIG_VIDEO_IPUV3
68#define CONFIG_IPUV3_CLK 260000000
Soeren Moch05d492a2014-11-03 13:57:01 +010069#define CONFIG_VIDEO_BMP_RLE8
70#define CONFIG_IMX_HDMI
71#define CONFIG_IMX_VIDEO_SKIP
Soeren Moch05d492a2014-11-03 13:57:01 +010072#endif
73
74/* PCI */
75#define CONFIG_CMD_PCI
76#ifdef CONFIG_CMD_PCI
Soeren Moch05d492a2014-11-03 13:57:01 +010077#define CONFIG_PCI_SCAN_SHOW
78#define CONFIG_PCIE_IMX
79#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
80#endif
81
82/* SATA */
Soeren Moch05d492a2014-11-03 13:57:01 +010083#ifdef CONFIG_CMD_SATA
84#define CONFIG_DWC_AHSATA
85#define CONFIG_SYS_SATA_MAX_DEVICE 1
86#define CONFIG_DWC_AHSATA_PORT_ID 0
87#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
88#define CONFIG_LBA48
89#define CONFIG_LIBATA
90#endif
91
92/* USB */
Soeren Moch05d492a2014-11-03 13:57:01 +010093#ifdef CONFIG_CMD_USB
Soeren Moch05d492a2014-11-03 13:57:01 +010094#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
Soeren Mochd8962762015-05-05 23:09:18 +020095#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
Soeren Moch05d492a2014-11-03 13:57:01 +010096#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
Soeren Moch6628aa52015-02-26 19:50:02 +010097#ifdef CONFIG_CMD_USB_MASS_STORAGE
Soeren Moch6628aa52015-02-26 19:50:02 +010098#define CONFIG_USBD_HS
Paul Kocialkowski01acd6a2015-06-12 19:56:58 +020099#define CONFIG_USB_FUNCTION_MASS_STORAGE
Soeren Moch6628aa52015-02-26 19:50:02 +0100100#endif /* CONFIG_CMD_USB_MASS_STORAGE */
Soeren Moch05d492a2014-11-03 13:57:01 +0100101#ifdef CONFIG_USB_KEYBOARD
Soeren Mochdaa12e32014-11-27 21:21:44 +0100102#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
Soeren Moch54ca1832015-05-05 23:09:19 +0200103#define CONFIG_PREBOOT \
Soeren Moch8741a372016-07-27 16:07:16 +0200104 "usb start; " \
Soeren Moch54ca1832015-05-05 23:09:19 +0200105 "if hdmidet; then " \
Soeren Moch8741a372016-07-27 16:07:16 +0200106 "run set_con_hdmi; " \
Soeren Moch54ca1832015-05-05 23:09:19 +0200107 "else " \
108 "run set_con_serial; " \
109 "fi;"
Soeren Moch05d492a2014-11-03 13:57:01 +0100110#endif /* CONFIG_USB_KEYBOARD */
111#endif /* CONFIG_CMD_USB */
112
113/* RTC */
Soeren Moch05d492a2014-11-03 13:57:01 +0100114#ifdef CONFIG_CMD_DATE
Soeren Moch05d492a2014-11-03 13:57:01 +0100115#define CONFIG_RTC_DS1307
116#define CONFIG_SYS_RTC_BUS_NUM 2
117#endif
118
119/* I2C */
Soeren Moch05d492a2014-11-03 13:57:01 +0100120#ifdef CONFIG_CMD_I2C
121#define CONFIG_SYS_I2C
122#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +0200123#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
124#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf8cb1012015-03-20 10:20:40 -0700125#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Soeren Moch05d492a2014-11-03 13:57:01 +0100126#define CONFIG_SYS_I2C_SPEED 100000
127#define CONFIG_I2C_EDID
128#endif
129
Peter Robinson056845c2015-05-22 17:30:45 +0100130/* Environment organization */
Soeren Mocha6684362016-02-04 14:41:16 +0100131#define CONFIG_SYS_MMC_ENV_DEV 2 /* overwritten on SD boot */
132#define CONFIG_SYS_MMC_ENV_PART 1 /* overwritten on SD boot */
Soeren Moch05d492a2014-11-03 13:57:01 +0100133#define CONFIG_ENV_SIZE (8 * 1024)
134#define CONFIG_ENV_OFFSET (384 * 1024)
135#define CONFIG_ENV_OVERWRITE
136
137#define CONFIG_EXTRA_ENV_SETTINGS \
138 "bootargs_mmc1=console=ttymxc0,115200 di0_primary console=tty1\0" \
139 "bootargs_mmc2=video=mxcfb0:dev=hdmi,1920x1080M@60 " \
140 "video=mxcfb1:off video=mxcfb2:off fbmem=28M\0" \
141 "bootargs_mmc3=root=/dev/mmcblk0p1 rootwait consoleblank=0 quiet\0" \
142 "bootargs_mmc=setenv bootargs ${bootargs_mmc1} ${bootargs_mmc2} " \
143 "${bootargs_mmc3}\0" \
144 "bootargs_upd=setenv bootargs console=ttymxc0,115200 " \
145 "rdinit=/sbin/init enable_wait_mode=off\0" \
146 "bootcmd_mmc=run bootargs_mmc; mmc dev 2; " \
Soeren Mochb9a16092015-10-01 22:48:04 +0200147 "mmc read 0x10800000 0x800 0x4000; bootm 0x10800000\0" \
Soeren Moch05d492a2014-11-03 13:57:01 +0100148 "bootcmd_up1=load mmc 1 0x10800000 uImage\0" \
149 "bootcmd_up2=load mmc 1 0x10d00000 uramdisk.img; " \
150 "run bootargs_upd; " \
151 "bootm 0x10800000 0x10d00000\0" \
152 "console=ttymxc0\0" \
153 "fan=gpio set 92\0" \
Soeren Moch8741a372016-07-27 16:07:16 +0200154 "set_con_serial=setenv stdout serial; " \
Soeren Moch54ca1832015-05-05 23:09:19 +0200155 "setenv stderr serial;\0" \
Soeren Moch8741a372016-07-27 16:07:16 +0200156 "set_con_hdmi=setenv stdout serial,vga; " \
157 "setenv stderr serial,vga;\0" \
Soeren Moch8ce747f2016-07-27 16:07:17 +0200158 "stderr=serial,vga;\0" \
159 "stdin=serial,usbkbd;\0" \
160 "stdout=serial,vga;\0"
Soeren Moch05d492a2014-11-03 13:57:01 +0100161
162#define CONFIG_BOOTCOMMAND \
163 "mmc rescan; " \
164 "if run bootcmd_up1; then " \
165 "run bootcmd_up2; " \
166 "else " \
167 "run bootcmd_mmc; " \
168 "fi"
169
170#endif /* __TBS2910_CONFIG_H * */