blob: c9e0fda0311facffd73eb5c835d1a53832003a76 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001# SPDX-License-Identifier: GPL-2.0+
Bin Meng58f542d2014-12-17 15:50:40 +08002#
3# Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
Bin Meng58f542d2014-12-17 15:50:40 +08004
5config INTEL_QUEENSBAY
6 bool
7 select HAVE_FSP
8 select HAVE_CMC
Bin Meng5d89b372017-07-30 06:23:13 -07009 select ARCH_EARLY_INIT_R
Bin Meng24357df2017-07-30 19:24:02 -070010 imply AHCI_PCI
Bin Menga65ae282017-07-30 06:23:21 -070011 imply ICH_SPI
Bin Meng72436892017-07-30 06:23:28 -070012 imply INTEL_ICH6_GPIO
Bin Menga65ae282017-07-30 06:23:21 -070013 imply MMC
14 imply MMC_PCI
15 imply MMC_SDHCI
16 imply MMC_SDHCI_SDMA
17 imply PCH_GBE
18 imply SCSI
Tuomas Tynkkynen9fd95ef2017-12-08 15:36:19 +020019 imply SCSI_AHCI
Bin Menga65ae282017-07-30 06:23:21 -070020 imply SPI_FLASH
21 imply SYS_NS16550
Bin Mengb9342b22017-07-30 06:23:27 -070022 imply USB
23 imply USB_EHCI_HCD
Bin Menga65ae282017-07-30 06:23:21 -070024 imply VIDEO_VESA
Bin Meng58f542d2014-12-17 15:50:40 +080025
26if INTEL_QUEENSBAY
27
Bin Meng58f542d2014-12-17 15:50:40 +080028config HAVE_CMC
29 bool "Add a Chipset Micro Code state machine binary"
30 help
31 Select this option to add a Chipset Micro Code state machine binary
32 to the resulting U-Boot image. It is a 64K data block of machine
33 specific code which must be put in the flash for the processor to
34 access when powered up before system BIOS is executed.
35
36config CMC_FILE
37 string "Chipset Micro Code state machine filename"
38 depends on HAVE_CMC
39 default "cmc.bin"
40 help
41 The filename of the file to use as Chipset Micro Code state machine
42 binary in the board directory.
43
Bin Meng8c5224c2014-12-17 15:50:42 +080044config CMC_ADDR
Bin Meng58f542d2014-12-17 15:50:40 +080045 hex "Chipset Micro Code state machine binary location"
46 depends on HAVE_CMC
47 default 0xfffb0000
48 help
49 The location of the CMC binary is determined by a strap. It must be
50 put in flash at a location matching the strap-determined base address.
51
52 The default base address of 0xfffb0000 indicates that the binary must
53 be located at offset 0xb0000 from the beginning of a 1MB flash device.
54
Bin Meng92587b32015-07-06 16:31:31 +080055config CPU_ADDR_BITS
56 int
57 default 32
58
Bin Meng1f124eb2015-10-01 00:36:04 -070059config DISABLE_IGD
60 bool "Disable Integrated Graphics Device (IGD)"
61 help
62 Disable the Integrated Graphics Device (IGD) so that it does not
63 show in the PCI configuration space as a VGA disaplay controller.
64 This gives a chance for U-Boot to run PCI/PCIe based graphics
65 card's VGA BIOS and use that card for the graphics console.
66
Bin Meng58f542d2014-12-17 15:50:40 +080067endif