blob: 9412daa27616557145a89e57ee04d5934ecd3cad [file] [log] [blame]
wdenk855a4962004-03-14 18:23:55 +00001/*
2 * (C) Copyright 2002
3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
5 *
6 * 2003-2004 (c) MontaVista Software, Inc.
7 *
8 * Configuation settings for the ADS GraphicsClient+ board.
9 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
wdenk855a4962004-03-14 18:23:55 +000032/*
33 * The ADS GCPlus Linux boot ROM loads U-Boot into RAM at 0xc0200000.
34 * We don't actually init RAM in this case since we're using U-Boot as
35 * an secondary boot loader during Linux kernel development and testing,
36 * e.g. bootp/tftp download of the kernel is a far more convenient
37 * when testing new kernels on this target. However the ADS GCPlus Linux
38 * boot ROM leaves the MMU enabled when it passes control to U-Boot. So
Jean-Christophe PLAGNIOL-VILLARD8fc3bb42009-05-15 23:45:20 +020039 * we use lowlevel_init (!CONFIG_SKIP_LOWLEVEL_INIT) to remedy that problem.
wdenk855a4962004-03-14 18:23:55 +000040 */
wdenk8aa1a2d2005-04-04 12:44:11 +000041#undef CONFIG_SKIP_LOWLEVEL_INIT
wdenk855a4962004-03-14 18:23:55 +000042
43/*
44 * High Level Configuration Options
45 * (easy to change)
46 */
47#define CONFIG_SA1110 1 /* This is an SA1100 CPU */
48#define CONFIG_GCPLUS 1 /* on an ADS GCPlus Board */
49
50#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
Jean-Christophe PLAGNIOL-VILLARDb3acb6c2009-04-05 13:06:31 +020051/* we will never enable dcache, because we have to setup MMU first */
Aneesh Ve47f2db2011-06-16 23:30:48 +000052#define CONFIG_SYS_DCACHE_OFF
wdenk855a4962004-03-14 18:23:55 +000053
54#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
55#define CONFIG_SETUP_MEMORY_TAGS 1
56#define CONFIG_INITRD_TAG 1
57
58/*
59 * Size of malloc() pool
60 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020061#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
wdenk855a4962004-03-14 18:23:55 +000062
63
64/*
65 * Hardware drivers
66 */
Nishanth Menonac6b3622009-10-16 00:06:37 -050067#define CONFIG_NET_MULTI
68#define CONFIG_LAN91C96 /* we have an SMC9194 on-board */
wdenk855a4962004-03-14 18:23:55 +000069#define CONFIG_LAN91C96_BASE 0x100e0000
70
71/*
72 * select serial console configuration
73 */
Jean-Christophe PLAGNIOL-VILLARD412ab702009-03-29 23:01:41 +020074#define CONFIG_SA1100_SERIAL
wdenk855a4962004-03-14 18:23:55 +000075#define CONFIG_SERIAL3 1 /* we use SERIAL 3 on ADS GCPlus */
76
77/* allow to overwrite serial and ethaddr */
78#define CONFIG_ENV_OVERWRITE
79
80#define CONFIG_BAUDRATE 38400
81
wdenk855a4962004-03-14 18:23:55 +000082
Jon Loeliger72eb0ef2007-07-04 22:32:19 -050083/*
84 * Command line configuration.
85 */
86#include <config_cmd_default.h>
87
88#define CONFIG_CMD_DHCP
89
90
Jon Loeliger2fd90ce2007-07-09 21:48:26 -050091/*
92 * BOOTP options
93 */
94#define CONFIG_BOOTP_SUBNETMASK
95#define CONFIG_BOOTP_GATEWAY
96#define CONFIG_BOOTP_HOSTNAME
97#define CONFIG_BOOTP_BOOTPATH
98
wdenk855a4962004-03-14 18:23:55 +000099
100#define CONFIG_BOOTDELAY 3
101#define CONFIG_BOOTARGS "console=ttySA0,38400n8 mtdparts=sa1100-flash:1m@0(zImage),3m@1m(ramdisk.gz),12m@4m(userfs) root=/dev/nfs ip=bootp"
102#define CONFIG_BOOTCOMMAND "bootp;tftp;bootm"
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200103#define CONFIG_SYS_AUTOLOAD "n" /* No autoload */
wdenk855a4962004-03-14 18:23:55 +0000104
Jon Loeliger72eb0ef2007-07-04 22:32:19 -0500105#if defined(CONFIG_CMD_KGDB)
wdenk855a4962004-03-14 18:23:55 +0000106#define CONFIG_KGDB_BAUDRATE 38400 /* speed to run kgdb serial port */
107#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
108#endif
109
110/*
111 * Miscellaneous configurable options
112 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200113#define CONFIG_SYS_LONGHELP /* undef to save memory */
114#define CONFIG_SYS_PROMPT "ADS GCPlus # " /* Monitor Command Prompt */
115#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
116#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
117#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
118#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk855a4962004-03-14 18:23:55 +0000119
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200120#define CONFIG_SYS_MEMTEST_START 0xc0400000 /* memtest works on */
121#define CONFIG_SYS_MEMTEST_END 0xc0800000 /* 4 ... 8 MB in DRAM */
wdenk855a4962004-03-14 18:23:55 +0000122
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200123#define CONFIG_SYS_LOAD_ADDR 0xc0000000 /* default load address */
wdenk855a4962004-03-14 18:23:55 +0000124
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200125#define CONFIG_SYS_HZ 3686400 /* incrementer freq: 3.6864 MHz */
126#define CONFIG_SYS_CPUSPEED 0x0a /* set core clock to 206MHz */
wdenk855a4962004-03-14 18:23:55 +0000127
128 /* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenk855a4962004-03-14 18:23:55 +0000130
131/*-----------------------------------------------------------------------
132 * Stack sizes
133 *
134 * The stack sizes are set up in start.S using the settings below
135 */
136#define CONFIG_STACKSIZE (128*1024) /* regular stack */
137#ifdef CONFIG_USE_IRQ
138#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
139#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
140#endif
141
142/*-----------------------------------------------------------------------
143 * Physical Memory Map
144 */
145#define CONFIG_NR_DRAM_BANKS 2 /* we have 2 banks of DRAM */
146#define PHYS_SDRAM_1 0xc0000000 /* SDRAM Bank #1 */
147#define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
148#define PHYS_SDRAM_2 0xc8000000 /* SDRAM Bank #2 */
149#define PHYS_SDRAM_2_SIZE 0x01000000 /* 16 MB */
150
151
152#define PHYS_FLASH_1 0x08000000 /* Flash Bank #1 */
153#define PHYS_FLASH_SIZE 0x00800000 /* 8 MB */
154#define PHYS_FLASH_BANK_SIZE 0x01000000 /* 16 MB Banks */
155#define PHYS_FLASH_SECT_SIZE 0x00040000 /* 256 KB sectors (x2) */
156
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
wdenk855a4962004-03-14 18:23:55 +0000158
159/*-----------------------------------------------------------------------
160 * FLASH and environment organization
161 */
162#if 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
164#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
wdenk855a4962004-03-14 18:23:55 +0000165
166/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
168#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
wdenk855a4962004-03-14 18:23:55 +0000169#else
wdenk42dfe7a2004-03-14 22:25:36 +0000170/* REVISIT: This doesn't work on ADS GCPlus just yet: */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171#define CONFIG_SYS_FLASH_CFI 1 /* flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200172#define CONFIG_FLASH_CFI_DRIVER 1 /* use common cfi driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
174#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max # of memory banks */
175#define CONFIG_SYS_FLASH_INCREMENT 0 /* there is only one bank */
176#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max # of sectors on one chip */
177/*#define CONFIG_SYS_FLASH_PROTECTION 1 /--* hardware flash protection */
178#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
wdenk855a4962004-03-14 18:23:55 +0000179#endif
180
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200181#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200182#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + PHYS_FLASH_SECT_SIZE) /* Addr of Environment Sector */
183#define CONFIG_ENV_SIZE PHYS_FLASH_SECT_SIZE
wdenk855a4962004-03-14 18:23:55 +0000184
185#endif /* __CONFIG_H */