blob: 28c748d074c7e4b930a665f8fbcf020214edec22 [file] [log] [blame]
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +02001/*
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +01002 * (C) Copyright 2003-2006 Wolfgang Denk, DENX Software Engineering,
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +02003 * wd@denx.de.
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +02006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020011/*
12 * High Level Configuration Options
13 * (easy to change)
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +010014 */
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +010015#define CONFIG_MPC5200 1 /* This is an MPC5200 CPU */
16#define CONFIG_V38B 1 /* ...on V38B board */
Anatolij Gustschine1219222015-08-13 23:58:00 +020017#define CONFIG_DISPLAY_BOARDINFO
Wolfgang Denk2ae18242010-10-06 09:05:45 +020018
19#define CONFIG_SYS_TEXT_BASE 0xFF000000
20
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020021#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ...running at 33.000000MHz */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020022
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +010023#define CONFIG_RTC_PCF8563 1 /* has PCF8563 RTC */
24#define CONFIG_MPC5200_DDR 1 /* has DDR SDRAM */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020025
Bartlomiej Siekace3f1a42006-11-11 22:48:22 +010026#undef CONFIG_HW_WATCHDOG /* don't use watchdog */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020027
28#define CONFIG_NETCONSOLE 1
29
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +010030#define CONFIG_BOARD_EARLY_INIT_R 1 /* do board-specific init */
Bartlomiej Siekacce4acb2006-12-28 19:08:21 +010031#define CONFIG_BOARD_EARLY_INIT_F 1 /* do board-specific init */
Mike Frysingerd8d21e62009-02-16 18:03:14 -050032#define CONFIG_MISC_INIT_R
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020033
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020034#define CONFIG_SYS_XLB_PIPELINING 1 /* gives better performance */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020035
Becky Bruce31d82672008-05-08 19:02:12 -050036#define CONFIG_HIGH_BATS 1 /* High BATs supported */
37
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020038/*
39 * Serial console configuration
40 */
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +010041#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
42#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020043#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020044
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020045/*
46 * DDR
47 */
48#define SDRAM_DDR 1 /* is DDR */
49/* Settings for XLB = 132 MHz */
50#define SDRAM_MODE 0x018D0000
51#define SDRAM_EMODE 0x40090000
52#define SDRAM_CONTROL 0x704f0f00
53#define SDRAM_CONFIG1 0x73722930
54#define SDRAM_CONFIG2 0x47770000
55#define SDRAM_TAPDELAY 0x10000000
56
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020057/*
58 * PCI - no suport
59 */
60#undef CONFIG_PCI
61
62/*
63 * Partitions
64 */
65#define CONFIG_MAC_PARTITION 1
66#define CONFIG_DOS_PARTITION 1
67
68/*
69 * USB
70 */
71#define CONFIG_USB_OHCI
72#define CONFIG_USB_STORAGE
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +010073#define CONFIG_USB_CLOCK 0x0001BBBB
74#define CONFIG_USB_CONFIG 0x00001000
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020075
76/*
Jon Loeliger079a1362007-07-10 10:12:10 -050077 * BOOTP options
78 */
79#define CONFIG_BOOTP_BOOTFILESIZE
80#define CONFIG_BOOTP_BOOTPATH
81#define CONFIG_BOOTP_GATEWAY
82#define CONFIG_BOOTP_HOSTNAME
83
Jon Loeliger079a1362007-07-10 10:12:10 -050084/*
Jon Loeligerdca3b3d2007-07-04 22:33:46 -050085 * Command line configuration.
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020086 */
Jon Loeligerdca3b3d2007-07-04 22:33:46 -050087#define CONFIG_CMD_IDE
Jon Loeligerdca3b3d2007-07-04 22:33:46 -050088#define CONFIG_CMD_DIAG
89#define CONFIG_CMD_IRQ
90#define CONFIG_CMD_JFFS2
Jon Loeligerdca3b3d2007-07-04 22:33:46 -050091#define CONFIG_CMD_SDRAM
92#define CONFIG_CMD_DATE
Jon Loeligerdca3b3d2007-07-04 22:33:46 -050093
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +010094#define CONFIG_TIMESTAMP /* Print image info with timestamp */
95
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +020096/*
97 * Boot low with 16 MB Flash
98 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099#define CONFIG_SYS_LOWBOOT 1
100#define CONFIG_SYS_LOWBOOT16 1
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200101
102/*
103 * Autobooting
104 */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200105
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100106#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +0100107 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200108 "echo"
109
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100110#undef CONFIG_BOOTARGS
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200111
Wolfgang Denkfcfed4f2006-10-18 22:44:38 +0200112#define CONFIG_EXTRA_ENV_SETTINGS \
Wolfgang Denkfcfed4f2006-10-18 22:44:38 +0200113 "bootcmd=run net_nfs\0" \
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100114 "bootdelay=3\0" \
115 "baudrate=115200\0" \
116 "preboot=echo;echo Type \"run flash_nfs\" to mount root " \
117 "filesystem over NFS; echo\0" \
118 "netdev=eth0\0" \
Bartlomiej Siekacce4acb2006-12-28 19:08:21 +0100119 "ramargs=setenv bootargs root=/dev/ram rw wdt=off \0" \
Wolfgang Denkfcfed4f2006-10-18 22:44:38 +0200120 "addip=setenv bootargs $(bootargs) " \
121 "ip=$(ipaddr):$(serverip):$(gatewayip):" \
122 "$(netmask):$(hostname):$(netdev):off panic=1\0" \
123 "flash_nfs=run nfsargs addip;bootm $(kernel_addr)\0" \
124 "flash_self=run ramargs addip;bootm $(kernel_addr) " \
125 "$(ramdisk_addr)\0" \
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100126 "net_nfs=tftp 200000 $(bootfile);run nfsargs addip;bootm\0" \
Wolfgang Denkfcfed4f2006-10-18 22:44:38 +0200127 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Bartlomiej Siekacce4acb2006-12-28 19:08:21 +0100128 "nfsroot=$(serverip):$(rootpath) wdt=off\0" \
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100129 "hostname=v38b\0" \
Heiko Schocher48690d82010-07-20 17:45:02 +0200130 "ethact=FEC\0" \
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100131 "rootpath=/opt/eldk-3.1.1/ppc_6xx\0" \
132 "update=prot off ff000000 ff03ffff; era ff000000 ff03ffff; " \
133 "cp.b 200000 ff000000 $(filesize);" \
134 "prot on ff000000 ff03ffff\0" \
135 "load=tftp 200000 $(u-boot)\0" \
136 "netmask=255.255.0.0\0" \
137 "ipaddr=192.168.160.18\0" \
138 "serverip=192.168.1.1\0" \
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100139 "bootfile=/tftpboot/v38b/uImage\0" \
140 "u-boot=/tftpboot/v38b/u-boot.bin\0" \
Wolfgang Denkfcfed4f2006-10-18 22:44:38 +0200141 ""
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200142
143#define CONFIG_BOOTCOMMAND "run net_nfs"
144
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200145/*
146 * IPB Bus clocking configuration.
147 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200148#undef CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100149
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200150/*
151 * I2C configuration
152 */
153#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200154#define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #1 or #2 */
155#define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
156#define CONFIG_SYS_I2C_SLAVE 0x7F
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200157
158/*
159 * EEPROM configuration
160 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200161#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */
162#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
163#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
164#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 70
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200165
166/*
167 * RTC configuration
168 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200169#define CONFIG_SYS_I2C_RTC_ADDR 0x51
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200170
171/*
172 * Flash configuration - use CFI driver
173 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200175#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_FLASH_CFI_AMD_RESET 1
177#define CONFIG_SYS_FLASH_BASE 0xFF000000
178#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
179#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
180#define CONFIG_SYS_FLASH_SIZE 0x01000000 /* 16 MiB */
181#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */
182#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* flash write speed-up */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200183
184/*
185 * Environment settings
186 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200187#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200188#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00040000)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200189#define CONFIG_ENV_SIZE 0x10000
190#define CONFIG_ENV_SECT_SIZE 0x10000
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200191#define CONFIG_ENV_OVERWRITE 1
192
193/*
194 * Memory map
195 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196#define CONFIG_SYS_MBAR 0xF0000000
197#define CONFIG_SYS_SDRAM_BASE 0x00000000
198#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200199
200/* Use SRAM until RAM will be available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200201#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
Wolfgang Denk553f0982010-10-26 13:32:32 +0200202#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE /* Size of used area in DPRAM */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200203
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200204#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200206
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200207#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200208#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
209# define CONFIG_SYS_RAMBOOT 1
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200210#endif
211
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200212#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256kB for Monitor */
213#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128kB for malloc() */
214#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Linux initial memory map */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200215
216/*
217 * Ethernet configuration
218 */
219#define CONFIG_MPC5xxx_FEC 1
Ben Warren86321fc2009-02-05 23:58:25 -0800220#define CONFIG_MPC5xxx_FEC_MII100
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200221#define CONFIG_PHY_ADDR 0x00
Wolfgang Denkfcfed4f2006-10-18 22:44:38 +0200222#define CONFIG_MII 1
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200223
224/*
225 * GPIO configuration
226 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200227#define CONFIG_SYS_GPS_PORT_CONFIG 0x90001404
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200228
229/*
230 * Miscellaneous configurable options
231 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200232#define CONFIG_SYS_LONGHELP /* undef to save memory */
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500233#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200234#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200235#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200236#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200237#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
239#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
240#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200241
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200242#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
243#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200244
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200245#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200246
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200247#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500248#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200249# define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500250#endif
251
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200252/*
253 * Various low-level settings
254 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200255#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
256#define CONFIG_SYS_HID0_FINAL HID0_ICE
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200257
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200258#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
259#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
260#define CONFIG_SYS_BOOTCS_CFG 0x00047801
261#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
262#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200263
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264#define CONFIG_SYS_CS_BURST 0x00000000
265#define CONFIG_SYS_CS_DEADCYCLE 0x33333333
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200266
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200267#define CONFIG_SYS_RESET_ADDRESS 0xff000000
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200268
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100269/*
270 * IDE/ATA (supports IDE harddisk)
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200271 */
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100272#undef CONFIG_IDE_8xx_PCCARD /* Don't use IDE with PC Card Adapter */
273#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
274#undef CONFIG_IDE_LED /* LED for ide not supported */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200275
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100276#define CONFIG_IDE_RESET /* reset for ide supported */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200277#define CONFIG_IDE_PREINIT
278
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200279#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
280#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200281
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200282#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200283
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200284#define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200285
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200286#define CONFIG_SYS_ATA_DATA_OFFSET (0x0060) /* data I/O offset */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200287
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200288#define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET) /* normal register accesses offset */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200289
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200290#define CONFIG_SYS_ATA_ALT_OFFSET (0x005C) /* alternate registers offset */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200291
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#define CONFIG_SYS_ATA_STRIDE 4 /* Interval between registers */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200293
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100294/*
295 * Status LED
296 */
297#define CONFIG_STATUS_LED /* Status LED enabled */
298#define CONFIG_BOARD_SPECIFIC_LED /* version has board specific leds */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200299
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200300#define CONFIG_SYS_LED_BASE MPC5XXX_GPT7_ENABLE /* Timer 7 GPIO */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200301#ifndef __ASSEMBLY__
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200302typedef unsigned int led_id_t;
303
304#define __led_toggle(_msk) \
305 do { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200306 *((volatile long *) (CONFIG_SYS_LED_BASE)) ^= (_msk); \
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200307 } while(0)
308
309#define __led_set(_msk, _st) \
310 do { \
311 if ((_st)) \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200312 *((volatile long *) (CONFIG_SYS_LED_BASE)) &= ~(_msk); \
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200313 else \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200314 *((volatile long *) (CONFIG_SYS_LED_BASE)) |= (_msk); \
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200315 } while(0)
316
317#define __led_init(_msk, st) \
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100318 do { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200319 *((volatile long *) (CONFIG_SYS_LED_BASE)) |= 0x34; \
Bartlomiej Sieka82d9c9e2006-11-01 01:34:29 +0100320 } while(0)
321#endif /* __ASSEMBLY__ */
Bartlomiej Sieka4707fb52006-10-13 21:09:09 +0200322
323#endif /* __CONFIG_H */