blob: 6f92660ef1da1ec54010e306df8ab95f2348902a [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Reinhard Meyerc7260d12010-07-27 16:22:09 +02002/*
3 * (C) Copyright 2010
4 * Reinhard Meyer, reinhard.meyer@emk-elektronik.de
Reinhard Meyerc7260d12010-07-27 16:22:09 +02005 */
6
7/*
8 * Date & Time support for the internal Real-time Timer
9 * of AT91SAM9260 and compatibles.
10 * Compatible with the LinuX rtc driver workaround:
11 * The RTT cannot be written to, but only reset.
12 * The actual time is the sum of RTT and one of
13 * the four GPBR registers.
14 *
15 * The at91sam9260 has 4 GPBR (0-3).
16 * For their typical use see at91_gpbr.h !
17 *
18 * make sure u-boot and kernel use the same GPBR !
19 */
20
21#include <common.h>
22#include <command.h>
23#include <rtc.h>
Reinhard Meyer86592f62010-11-07 13:26:14 +010024#include <asm/io.h>
Masahiro Yamada1221ce42016-09-21 11:28:55 +090025#include <linux/errno.h>
Reinhard Meyerc7260d12010-07-27 16:22:09 +020026#include <asm/arch/hardware.h>
Reinhard Meyerc7260d12010-07-27 16:22:09 +020027#include <asm/arch/at91_rtt.h>
28#include <asm/arch/at91_gpbr.h>
29
Reinhard Meyerc7260d12010-07-27 16:22:09 +020030int rtc_get (struct rtc_time *tmp)
31{
Reinhard Meyer372f2782010-11-03 15:47:20 +010032 at91_rtt_t *rtt = (at91_rtt_t *) ATMEL_BASE_RTT;
33 at91_gpbr_t *gpbr = (at91_gpbr_t *) ATMEL_BASE_GPBR;
Reinhard Meyerc7260d12010-07-27 16:22:09 +020034 ulong tim;
35 ulong tim2;
36 ulong off;
37
38 do {
39 tim = readl(&rtt->vr);
40 tim2 = readl(&rtt->vr);
41 } while (tim!=tim2);
42 off = readl(&gpbr->reg[AT91_GPBR_INDEX_TIMEOFF]);
43 /* off==0 means time is invalid, but we ignore that */
Simon Glass9f9276c2015-04-20 12:37:18 -060044 rtc_to_tm(tim+off, tmp);
Reinhard Meyerc7260d12010-07-27 16:22:09 +020045 return 0;
46}
47
48int rtc_set (struct rtc_time *tmp)
49{
Reinhard Meyer372f2782010-11-03 15:47:20 +010050 at91_rtt_t *rtt = (at91_rtt_t *) ATMEL_BASE_RTT;
51 at91_gpbr_t *gpbr = (at91_gpbr_t *) ATMEL_BASE_GPBR;
Reinhard Meyerc7260d12010-07-27 16:22:09 +020052 ulong tim;
53
Simon Glass71420982015-04-20 12:37:19 -060054 tim = rtc_mktime(tmp);
Reinhard Meyerc7260d12010-07-27 16:22:09 +020055
56 /* clear alarm, set prescaler to 32768, clear counter */
57 writel(32768+AT91_RTT_RTTRST, &rtt->mr);
58 writel(~0, &rtt->ar);
59 writel(tim, &gpbr->reg[AT91_GPBR_INDEX_TIMEOFF]);
60 /* wait for counter clear to happen, takes less than a 1/32768th second */
61 while (readl(&rtt->vr) != 0)
62 ;
63 return 0;
64}
65
66void rtc_reset (void)
67{
Reinhard Meyer372f2782010-11-03 15:47:20 +010068 at91_rtt_t *rtt = (at91_rtt_t *) ATMEL_BASE_RTT;
69 at91_gpbr_t *gpbr = (at91_gpbr_t *) ATMEL_BASE_GPBR;
Reinhard Meyerc7260d12010-07-27 16:22:09 +020070
71 /* clear alarm, set prescaler to 32768, clear counter */
72 writel(32768+AT91_RTT_RTTRST, &rtt->mr);
73 writel(~0, &rtt->ar);
74 writel(0, &gpbr->reg[AT91_GPBR_INDEX_TIMEOFF]);
75 /* wait for counter clear to happen, takes less than a 1/32768th second */
76 while (readl(&rtt->vr) != 0)
77 ;
78}