blob: 9e97624765c51ceb29505ec5e82570a7ef9c4e2f [file] [log] [blame]
Haavard Skinnemoen6b443942007-04-14 17:11:49 +02001/*
2 * Copyright (C) 2006 Atmel Corporation
3 *
4 * Configuration settings for the AVR32 Network Gateway
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020027#include <asm/arch/memory-map.h>
28
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020029#define CONFIG_AVR32 1
30#define CONFIG_AT32AP 1
31#define CONFIG_AT32AP7000 1
32#define CONFIG_ATNGW100 1
33
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020034#define CONFIG_SYS_HZ 1000
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020035
36/*
37 * Set up the PLL to run at 140 MHz, the CPU to run at the PLL
38 * frequency, the HSB and PBB busses to run at 1/2 the PLL frequency
39 * and the PBA bus to run at 1/4 the PLL frequency.
40 */
41#define CONFIG_PLL 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020042#define CONFIG_SYS_POWER_MANAGER 1
43#define CONFIG_SYS_OSC0_HZ 20000000
44#define CONFIG_SYS_PLL0_DIV 1
45#define CONFIG_SYS_PLL0_MUL 7
46#define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16
47#define CONFIG_SYS_CLKDIV_CPU 0
48#define CONFIG_SYS_CLKDIV_HSB 1
49#define CONFIG_SYS_CLKDIV_PBA 2
50#define CONFIG_SYS_CLKDIV_PBB 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020051
52/*
53 * The PLLOPT register controls the PLL like this:
54 * icp = PLLOPT<2>
55 * ivco = PLLOPT<1:0>
56 *
57 * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz).
58 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020059#define CONFIG_SYS_PLL0_OPT 0x04
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020060
61#define CONFIG_USART1 1
62
63/* User serviceable stuff */
64#define CONFIG_DOS_PARTITION 1
65
66#define CONFIG_CMDLINE_TAG 1
67#define CONFIG_SETUP_MEMORY_TAGS 1
68#define CONFIG_INITRD_TAG 1
69
70#define CONFIG_STACKSIZE (2048)
71
72#define CONFIG_BAUDRATE 115200
73#define CONFIG_BOOTARGS \
74 "console=ttyS0 root=/dev/mtdblock1 rootfstype=jffs2"
75#define CONFIG_BOOTCOMMAND \
76 "fsload; bootm"
77
78/*
79 * Only interrupt autoboot if <space> is pressed. Otherwise, garbage
80 * data on the serial line may interrupt the boot sequence.
81 */
82#define CONFIG_BOOTDELAY 1
83#define CONFIG_AUTOBOOT 1
84#define CONFIG_AUTOBOOT_KEYED 1
Wolfgang Denkc37207d2008-07-16 16:38:59 +020085#define CONFIG_AUTOBOOT_PROMPT \
86 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020087#define CONFIG_AUTOBOOT_DELAY_STR "d"
88#define CONFIG_AUTOBOOT_STOP_STR " "
89
90/*
91 * After booting the board for the first time, new ethernet addresses
92 * should be generated and assigned to the environment variables
93 * "ethaddr" and "eth1addr". This is normally done during production.
94 */
95#define CONFIG_OVERWRITE_ETHADDR_ONCE 1
96#define CONFIG_NET_MULTI 1
97
98/*
99 * BOOTP/DHCP options
100 */
101#define CONFIG_BOOTP_SUBNETMASK
102#define CONFIG_BOOTP_GATEWAY
103
104#define CONFIG_DOS_PARTITION 1
105
106/*
107 * Command line configuration.
108 */
109#include <config_cmd_default.h>
110
111#define CONFIG_CMD_ASKENV
112#define CONFIG_CMD_DHCP
113#define CONFIG_CMD_EXT2
114#define CONFIG_CMD_FAT
115#define CONFIG_CMD_JFFS2
116#define CONFIG_CMD_MMC
Haavard Skinnemoen5f723a32008-06-20 10:41:05 +0200117#define CONFIG_CMD_SF
118#define CONFIG_CMD_SPI
David Brownell55ac7a72008-02-22 12:54:39 -0800119
120#undef CONFIG_CMD_AUTOSCRIPT
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200121#undef CONFIG_CMD_FPGA
122#undef CONFIG_CMD_SETGETDCR
David Brownell55ac7a72008-02-22 12:54:39 -0800123#undef CONFIG_CMD_XIMG
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200124
125#define CONFIG_ATMEL_USART 1
126#define CONFIG_MACB 1
127#define CONFIG_PIO2 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200128#define CONFIG_SYS_NR_PIOS 5
129#define CONFIG_SYS_HSDRAMC 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200130#define CONFIG_MMC 1
Haavard Skinnemoend2d54ea2008-06-12 19:27:57 +0200131#define CONFIG_ATMEL_MCI 1
Haavard Skinnemoen5f723a32008-06-20 10:41:05 +0200132#define CONFIG_ATMEL_SPI 1
133
134#define CONFIG_SPI_FLASH 1
135#define CONFIG_SPI_FLASH_ATMEL 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200136
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_DCACHE_LINESZ 32
138#define CONFIG_SYS_ICACHE_LINESZ 32
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200139
140#define CONFIG_NR_DRAM_BANKS 1
141
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_FLASH_CFI 1
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200143#define CONFIG_FLASH_CFI_DRIVER 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200144
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_FLASH_BASE 0x00000000
146#define CONFIG_SYS_FLASH_SIZE 0x800000
147#define CONFIG_SYS_MAX_FLASH_BANKS 1
148#define CONFIG_SYS_MAX_FLASH_SECT 135
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200149
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200150#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200151
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200152#define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE
153#define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE
154#define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200155
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200156#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200157#define CONFIG_ENV_SIZE 65536
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200159
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200161
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200162#define CONFIG_SYS_MALLOC_LEN (256*1024)
163#define CONFIG_SYS_DMA_ALLOC_LEN (16384)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200164
165/* Allow 4MB for the kernel run-time image */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200166#define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000)
167#define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200168
169/* Other configuration settings that shouldn't have to change all that often */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#define CONFIG_SYS_PROMPT "U-Boot> "
171#define CONFIG_SYS_CBSIZE 256
172#define CONFIG_SYS_MAXARGS 16
173#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
174#define CONFIG_SYS_LONGHELP 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200175
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_MEMTEST_START EBI_SDRAM_BASE
177#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1f00000)
Haavard Skinnemoen2bcacc22007-11-22 16:51:39 +0100178
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 }
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200180
181#endif /* __CONFIG_H */