blob: d2d4adbb7faef38d2f170c630b495cefd9607ad7 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Ludovic Desrochesaaa4ba92017-11-17 14:57:12 +08002/*
3 * Configuration file for the SAMA5D2 PTC EK Board.
4 *
5 * Copyright (C) 2017 Microchip Technology Inc.
6 * Wenyou Yang <wenyou.yang@microchip.com>
7 * Ludovic Desroches <ludovic.desroches@microchip.com>
Ludovic Desrochesaaa4ba92017-11-17 14:57:12 +08008 */
9
10#ifndef __CONFIG_H
11#define __CONFIG_H
12
13#include "at91-sama5_common.h"
14
15#undef CONFIG_SYS_AT91_MAIN_CLOCK
16#define CONFIG_SYS_AT91_MAIN_CLOCK 24000000 /* from 24 MHz crystal */
17
18#define CONFIG_MISC_INIT_R
19
20/* SDRAM */
21#define CONFIG_NR_DRAM_BANKS 1
22#define CONFIG_SYS_SDRAM_BASE 0x20000000
23#define CONFIG_SYS_SDRAM_SIZE 0x20000000
24
25#define CONFIG_SYS_INIT_SP_ADDR \
26 (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
27
28#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
29
30/* NAND Flash */
31#ifdef CONFIG_CMD_NAND
Ludovic Desrochesaaa4ba92017-11-17 14:57:12 +080032#define CONFIG_SYS_MAX_NAND_DEVICE 1
33#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
34/* our ALE is AD21 */
35#define CONFIG_SYS_NAND_MASK_ALE BIT(21)
36/* our CLE is AD22 */
37#define CONFIG_SYS_NAND_MASK_CLE BIT(22)
38#define CONFIG_SYS_NAND_ONFI_DETECTION
39/* PMECC & PMERRLOC */
40#define CONFIG_ATMEL_NAND_HWECC
41#define CONFIG_ATMEL_NAND_HW_PMECC
42#endif
43
44#endif /* __CONFIG_H */