blob: 40980fe5026ab4fdf1a7995b0be36f7dd3ab74b9 [file] [log] [blame]
wdenk682011f2003-06-03 23:54:09 +00001/*
2 * (C) Copyright 2000, 2001
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * Modified by Udi Finkelstein udif@udif.com
6 * For the RBC823 board.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27/*
28 * board/config.h - configuration options, board specific
29 */
30
31#ifndef __CONFIG_H
32#define __CONFIG_H
33
34/*
35 * High Level Configuration Options
36 * (easy to change)
37 */
38
39#define CONFIG_MPC823 1 /* This is a MPC823 CPU */
40#define CONFIG_RBC823 1 /* ...on a RBC823 module */
41
Wolfgang Denk2ae18242010-10-06 09:05:45 +020042#define CONFIG_SYS_TEXT_BASE 0xFFF00000
wdenk682011f2003-06-03 23:54:09 +000043
44#if 0
45#define DEBUG 1
46#define CONFIG_LAST_STAGE_INIT
47#endif
48#define CONFIG_KEYBOARD 1 /* This board has a custom keybpard */
49#define CONFIG_LCD 1 /* use LCD controller ... */
50#define CONFIG_HITACHI_SP19X001_Z1A /* The LCD type we use */
51
52#define CONFIG_8xx_CONS_SMC2 1 /* Console is on SMC2 */
53#undef CONFIG_8xx_CONS_SMC1
54#undef CONFIG_8xx_CONS_NONE
55#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
56#if 1
57#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
58#else
59#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
60#endif
61
62#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
63#define CONFIG_8xx_GCLK_FREQ 48000000L
64
Wolfgang Denk32bf3d12008-03-03 12:16:44 +010065#define CONFIG_PREBOOT "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo"
wdenk682011f2003-06-03 23:54:09 +000066
67#undef CONFIG_BOOTARGS
68#define CONFIG_BOOTCOMMAND \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020069 "bootp; " \
70 "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
71 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \
wdenk682011f2003-06-03 23:54:09 +000072 "bootm"
73
74#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020075#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
wdenk682011f2003-06-03 23:54:09 +000076
77#undef CONFIG_WATCHDOG /* watchdog disabled */
78
79#define CONFIG_STATUS_LED 1 /* Status LED enabled */
80
81#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
82
Jon Loeliger18225e82007-07-09 21:31:24 -050083/*
84 * BOOTP options
85 */
86#define CONFIG_BOOTP_SUBNETMASK
87#define CONFIG_BOOTP_GATEWAY
88#define CONFIG_BOOTP_HOSTNAME
89#define CONFIG_BOOTP_BOOTPATH
90#define CONFIG_BOOTP_BOOTFILESIZE
91
wdenk682011f2003-06-03 23:54:09 +000092
93#undef CONFIG_MAC_PARTITION
94#define CONFIG_DOS_PARTITION
95
96#undef CONFIG_RTC_MPC8xx /* don't use internal RTC of MPC8xx (no battery) */
97
98#define CONFIG_HARD_I2C
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099#define CONFIG_SYS_I2C_SPEED 40000
100#define CONFIG_SYS_I2C_SLAVE 0xfe
101#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
102#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
103#define CONFIG_SYS_EEPROM_WRITE_BITS 4
104#define CONFIG_SYS_EEPROM_WRITE_DELAY_MS 10
wdenk682011f2003-06-03 23:54:09 +0000105
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500106/*
107 * Command line configuration.
108 */
Jean-Christophe PLAGNIOL-VILLARD4e620412007-10-24 18:16:01 +0200109#include <config_cmd_default.h>
wdenk682011f2003-06-03 23:54:09 +0000110
Jean-Christophe PLAGNIOL-VILLARD4e620412007-10-24 18:16:01 +0200111#define CONFIG_CMD_ASKENV
112#define CONFIG_CMD_BEDBUG
113#define CONFIG_CMD_BMP
114#define CONFIG_CMD_CACHE
115#define CONFIG_CMD_CDP
116#define CONFIG_CMD_DHCP
117#define CONFIG_CMD_DIAG
Jean-Christophe PLAGNIOL-VILLARD4e620412007-10-24 18:16:01 +0200118#define CONFIG_CMD_EEPROM
119#define CONFIG_CMD_ELF
120#define CONFIG_CMD_FAT
121#define CONFIG_CMD_I2C
122#define CONFIG_CMD_IMMAP
123#define CONFIG_CMD_KGDB
124#define CONFIG_CMD_PING
125#define CONFIG_CMD_PORTIO
126#define CONFIG_CMD_REGINFO
127#define CONFIG_CMD_SAVES
128#define CONFIG_CMD_SDRAM
129
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500130#undef CONFIG_CMD_SETGETDCR
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500131#undef CONFIG_CMD_XIMG
132
wdenk682011f2003-06-03 23:54:09 +0000133/*
134 * Miscellaneous configurable options
135 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#define CONFIG_SYS_LONGHELP /* undef to save memory */
137#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500138#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk682011f2003-06-03 23:54:09 +0000140#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200141#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk682011f2003-06-03 23:54:09 +0000142#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
144#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
145#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk682011f2003-06-03 23:54:09 +0000146
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
148#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenk682011f2003-06-03 23:54:09 +0000149
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200150#define CONFIG_SYS_LOAD_ADDR 0x0100000 /* default load address */
wdenk682011f2003-06-03 23:54:09 +0000151
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200152#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenk682011f2003-06-03 23:54:09 +0000153
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200154#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenk682011f2003-06-03 23:54:09 +0000155
156/*
157 * Low Level Configuration Settings
158 * (address mappings, register initial values, etc.)
159 * You should know what you are doing if you make changes here.
160 */
161/*-----------------------------------------------------------------------
162 * Internal Memory Mapped Register
163 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200164#define CONFIG_SYS_IMMR 0xFF000000
wdenk682011f2003-06-03 23:54:09 +0000165
166/*-----------------------------------------------------------------------
167 * Definitions for initial stack pointer and data area (in DPRAM)
168 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200169#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200170#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200171#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk682011f2003-06-03 23:54:09 +0000173
174/*-----------------------------------------------------------------------
175 * Start addresses for the final memory configuration
176 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200177 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenk682011f2003-06-03 23:54:09 +0000178 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_SYS_SDRAM_BASE 0x00000000
180#define CONFIG_SYS_FLASH_BASE 0xFFF00000
wdenk682011f2003-06-03 23:54:09 +0000181#if defined(DEBUG)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200182#define CONFIG_SYS_MONITOR_LEN (384 << 10) /* Reserve 256 kB for Monitor */
wdenk682011f2003-06-03 23:54:09 +0000183#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200184#define CONFIG_SYS_MONITOR_LEN (384 << 10) /* Reserve 192 kB for Monitor */
wdenk682011f2003-06-03 23:54:09 +0000185#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
187#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenk682011f2003-06-03 23:54:09 +0000188
189/*
190 * For booting Linux, the board info and command line data
191 * have to be in the first 8 MB of memory, since this is
192 * the maximum mapped by the Linux kernel during initialization.
193 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk682011f2003-06-03 23:54:09 +0000195
196/*-----------------------------------------------------------------------
197 * FLASH organization
198 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200199#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
200#define CONFIG_SYS_MAX_FLASH_SECT 67 /* max number of sectors on one chip */
wdenk682011f2003-06-03 23:54:09 +0000201
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200202#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
203#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
wdenk682011f2003-06-03 23:54:09 +0000204
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200205#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200206#define CONFIG_ENV_OFFSET 0x10000 /* Offset of Environment Sector */
207#define CONFIG_ENV_SIZE 0x10000 /* Total Size of Environment Sector */
wdenk682011f2003-06-03 23:54:09 +0000208
209/*-----------------------------------------------------------------------
210 * Cache Configuration
211 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200212#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500213#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
wdenk682011f2003-06-03 23:54:09 +0000215#endif
216
217/*-----------------------------------------------------------------------
218 * SYPCR - System Protection Control 11-9
219 * SYPCR can only be written once after reset!
220 *-----------------------------------------------------------------------
221 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
222 */
223#if defined(CONFIG_WATCHDOG)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
wdenk682011f2003-06-03 23:54:09 +0000225 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
226#else
227/*
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200228#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
wdenk682011f2003-06-03 23:54:09 +0000229*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200230#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWRI | SYPCR_SWP)
wdenk682011f2003-06-03 23:54:09 +0000231#endif
232
233/*-----------------------------------------------------------------------
234 * SIUMCR - SIU Module Configuration 11-6
235 *-----------------------------------------------------------------------
236 * PCMCIA config., multi-function pin tri-state
237 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC00 | SIUMCR_FRC)
wdenk682011f2003-06-03 23:54:09 +0000239
240/*-----------------------------------------------------------------------
241 * TBSCR - Time Base Status and Control 11-26
242 *-----------------------------------------------------------------------
243 * Clear Reference Interrupt Status, Timebase freezing enabled
244 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200245#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
wdenk682011f2003-06-03 23:54:09 +0000246
247/*-----------------------------------------------------------------------
248 * RTCSC - Real-Time Clock Status and Control Register 11-27
249 *-----------------------------------------------------------------------
250 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200251#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
wdenk682011f2003-06-03 23:54:09 +0000252
253/*-----------------------------------------------------------------------
254 * PISCR - Periodic Interrupt Status and Control 11-31
255 *-----------------------------------------------------------------------
256 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
257 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200258#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
wdenk682011f2003-06-03 23:54:09 +0000259
260/*-----------------------------------------------------------------------
261 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
262 *-----------------------------------------------------------------------
263 * Reset PLL lock status sticky bit, timer expired status bit and timer
264 * interrupt status bit
265 *
266 */
267
268/*
269 * for 48 MHz, we use a 4 MHz clock * 12
270 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200271#define CONFIG_SYS_PLPRCR \
wdenk682011f2003-06-03 23:54:09 +0000272 ( (12-1)<<PLPRCR_MF_SHIFT | PLPRCR_TEXPS | PLPRCR_LOLRE )
273
274/*-----------------------------------------------------------------------
275 * SCCR - System Clock and reset Control Register 15-27
276 *-----------------------------------------------------------------------
277 * Set clock output, timebase and RTC source and divider,
278 * power management and some other internal clocks
279 */
280#define SCCR_MASK SCCR_EBDF11
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200281#define CONFIG_SYS_SCCR (SCCR_RTDIV | SCCR_RTSEL | SCCR_CRQEN | \
wdenk682011f2003-06-03 23:54:09 +0000282 SCCR_PRQEN | SCCR_EBDF00 | \
283 SCCR_COM01 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
284 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD001 | \
285 SCCR_DFALCD00)
286
287#ifdef NOT_USED
288/*-----------------------------------------------------------------------
289 * PCMCIA stuff
290 *-----------------------------------------------------------------------
291 *
292 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200293#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
294#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
295#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
296#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
297#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
298#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
299#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
300#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
wdenk682011f2003-06-03 23:54:09 +0000301
302/*-----------------------------------------------------------------------
303 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
304 *-----------------------------------------------------------------------
305 */
306
307#define CONFIG_IDE_PCCARD 1 /* Use IDE with PC Card Adapter */
308
309#undef CONFIG_IDE_PCMCIA /* Direct IDE not supported */
310#undef CONFIG_IDE_LED /* LED for ide not supported */
311#undef CONFIG_IDE_RESET /* reset for ide not supported */
312
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200313#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
314#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
wdenk682011f2003-06-03 23:54:09 +0000315
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200316#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
wdenk682011f2003-06-03 23:54:09 +0000317
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200318#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
wdenk682011f2003-06-03 23:54:09 +0000319
320/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200321#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenk682011f2003-06-03 23:54:09 +0000322
323/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200324#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenk682011f2003-06-03 23:54:09 +0000325
326/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200327#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
wdenk682011f2003-06-03 23:54:09 +0000328
329#endif
330
wdenk682011f2003-06-03 23:54:09 +0000331/*-----------------------------------------------------------------------
332 *
333 *-----------------------------------------------------------------------
334 *
335 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200336/*#define CONFIG_SYS_DER 0x2002000F*/
337#define CONFIG_SYS_DER 0
wdenk682011f2003-06-03 23:54:09 +0000338
339/*
340 * Init Memory Controller:
341 *
342 * BR0/1 and OR0/1 (FLASH)
343 */
344
345#define FLASH_BASE0_PRELIM 0xFFF00000 /* FLASH bank #0 */
346#define FLASH_BASE1_PRELIM 0x04000000 /* D.O.C Millenium */
347
348/* used to re-map FLASH both when starting from SRAM or FLASH:
349 * restrict access enough to keep SRAM working (if any)
350 * but not too much to meddle with FLASH accesses
351 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200352#define CONFIG_SYS_PRELIM_OR_AM 0xFFF80000 /* OR addr mask */
wdenk682011f2003-06-03 23:54:09 +0000353
354/* FLASH timing: ACS = 00, TRLX = 0, CSNT = 1, SCY = 7, EHTR = 1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200355#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_BI | OR_SCY_7_CLK | OR_EHTR)
wdenk682011f2003-06-03 23:54:09 +0000356
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200357#define CONFIG_SYS_OR_TIMING_MSYS (OR_ACS_DIV1 | OR_BI)
wdenk682011f2003-06-03 23:54:09 +0000358
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200359#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
360#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_PS_8 | BR_V)
wdenk682011f2003-06-03 23:54:09 +0000361
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200362#define CONFIG_SYS_OR1_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_MSYS)
363#define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_MS_UPMB | \
wdenk682011f2003-06-03 23:54:09 +0000364 BR_PS_8 | BR_V)
365
366/*
367 * BR4 and OR4 (SDRAM)
368 *
369 */
370#define SDRAM_BASE4_PRELIM 0x00000000 /* SDRAM bank #0 */
371#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
372
373/*
374 * SDRAM timing:
375 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200376#define CONFIG_SYS_OR_TIMING_SDRAM (OR_CSNT_SAM)
wdenk682011f2003-06-03 23:54:09 +0000377
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200378#define CONFIG_SYS_OR4_PRELIM (~(SDRAM_MAX_SIZE-1) | CONFIG_SYS_OR_TIMING_SDRAM )
379#define CONFIG_SYS_BR4_PRELIM ((SDRAM_BASE4_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
wdenk682011f2003-06-03 23:54:09 +0000380
381/*
382 * Memory Periodic Timer Prescaler
383 */
384
385/* periodic timer for refresh */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200386#define CONFIG_SYS_MAMR_PTA 187 /* start with divider for 48 MHz */
wdenk682011f2003-06-03 23:54:09 +0000387
388/* refresh rate 15.6 us (= 64 ms / 4K = 62.4 / quad bursts) for <= 128 MBit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200389#define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
390#define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
wdenk682011f2003-06-03 23:54:09 +0000391
392/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200393#define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
394#define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
wdenk682011f2003-06-03 23:54:09 +0000395
396/*
397 * MAMR settings for SDRAM
398 */
399
400/* 8 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200401#define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
wdenk682011f2003-06-03 23:54:09 +0000402 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
403 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
404/* 9 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200405#define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
wdenk682011f2003-06-03 23:54:09 +0000406 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
407 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
408
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200409/*
410 * JFFS2 partitions
411 *
412 */
413/* No command line, one static partition, whole device */
Stefan Roese68d7d652009-03-19 13:30:36 +0100414#undef CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200415#define CONFIG_JFFS2_DEV "nor0"
416#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
417#define CONFIG_JFFS2_PART_OFFSET 0x00000000
418
419/* mtdparts command line support */
420/* Note: fake mtd_id used, no linux mtd map file */
421/*
Stefan Roese68d7d652009-03-19 13:30:36 +0100422#define CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200423#define MTDIDS_DEFAULT ""
424#define MTDPARTS_DEFAULT ""
425*/
426
wdenk682011f2003-06-03 23:54:09 +0000427#endif /* __CONFIG_H */