blob: f591e5c52f3c2641caed2868cf408d9d84661e91 [file] [log] [blame]
Heiko Schocher9acb6262006-04-20 08:42:42 +02001/*
2 * (C) Copyright 2005
3 * BuS Elektronik GmbH & Co.KG <esw@bus-elektonik.de>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __VCXK_H_
25#define __VCXK_H_
26
27extern int init_vcxk(void);
Wolfgang Denkdd520bf2006-11-30 18:02:20 +010028void vcxk_loadimage(ulong source);
Heiko Schocher9acb6262006-04-20 08:42:42 +020029
30#define VIDEO_ACKNOWLEDGE_PORT MCFGPTB_GPTPORT
Wolfgang Denkdd520bf2006-11-30 18:02:20 +010031#define VIDEO_ACKNOWLEDGE_DDR MCFGPTB_GPTDDR
Heiko Schocher9acb6262006-04-20 08:42:42 +020032#define VIDEO_ACKNOWLEDGE_PIN 0x0001
33
Wolfgang Denkdd520bf2006-11-30 18:02:20 +010034#define VIDEO_ENABLE_PORT MCFGPTB_GPTPORT
35#define VIDEO_ENABLE_DDR MCFGPTB_GPTDDR
Heiko Schocher9acb6262006-04-20 08:42:42 +020036#define VIDEO_ENABLE_PIN 0x0002
37
Wolfgang Denkdd520bf2006-11-30 18:02:20 +010038#define VIDEO_REQUEST_PORT MCFGPTB_GPTPORT
39#define VIDEO_REQUEST_DDR MCFGPTB_GPTDDR
Heiko Schocher9acb6262006-04-20 08:42:42 +020040#define VIDEO_REQUEST_PIN 0x0004
41
42#define VIDEO_Invert_CFG MCFGPIO_PEPAR
43#define VIDEO_Invert_IO MCFGPIO_PEPAR_PEPA2
Wolfgang Denkdd520bf2006-11-30 18:02:20 +010044#define VIDEO_INVERT_PORT MCFGPIO_PORTE
45#define VIDEO_INVERT_DDR MCFGPIO_DDRE
Heiko Schocher9acb6262006-04-20 08:42:42 +020046#define VIDEO_INVERT_PIN MCFGPIO_PORT2
47
48#endif