blob: 5fa2e56c315b16e893d6d4b4113f3bda06b6dbe3 [file] [log] [blame]
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -04001/*
Sandeep Paulraja4474ff2009-10-13 19:35:11 -04002 * Copyright (C) 2009 Texas Instruments Incorporated
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -04003 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License as
6 * published by the Free Software Foundation; either version 2 of
7 * the License, or (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
17 * MA 02111-1307 USA
18 */
19
20#ifndef __CONFIG_H
21#define __CONFIG_H
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -040022
23/* Spectrum Digital TMS320DM365 EVM board */
24#define DAVINCI_DM365EVM
25
26#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is a 3rd stage loader */
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -040027#define CONFIG_SYS_NO_FLASH /* that is, no *NOR* flash */
28#define CONFIG_SYS_CONSOLE_INFO_QUIET
29
30/* SoC Configuration */
31#define CONFIG_ARM926EJS /* arm926ejs CPU */
32#define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */
33#define CONFIG_SYS_HZ_CLOCK 24000000 /* timer0 freq */
34#define CONFIG_SYS_HZ 1000
35#define CONFIG_SOC_DM365
36
37/* Memory Info */
38#define CONFIG_NR_DRAM_BANKS 1
39#define PHYS_SDRAM_1 0x80000000
Sandeep Paulraja16df2c2009-09-08 17:09:52 -040040#define PHYS_SDRAM_1_SIZE (128 << 20) /* 128 MiB */
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -040041
42/* Serial Driver info: UART0 for console */
43#define CONFIG_SYS_NS16550
44#define CONFIG_SYS_NS16550_SERIAL
45#define CONFIG_SYS_NS16550_REG_SIZE -4
46#define CONFIG_SYS_NS16550_COM1 0x01c20000
47#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_HZ_CLOCK
48#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
49#define CONFIG_CONS_INDEX 1
50#define CONFIG_BAUDRATE 115200
51
52/* EEPROM definitions for EEPROM on DM365 EVM */
53#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
54#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
55#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6
56#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
57
58/* Network Configuration */
59#define CONFIG_DRIVER_TI_EMAC
Prakash PMe6441c42010-06-22 10:24:43 -040060#define CONFIG_EMAC_MDIO_PHY_NUM 0
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -040061#define CONFIG_MII
62#define CONFIG_BOOTP_DEFAULT
63#define CONFIG_BOOTP_DNS
64#define CONFIG_BOOTP_DNS2
65#define CONFIG_BOOTP_SEND_HOSTNAME
66#define CONFIG_NET_RETRY_COUNT 10
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -040067
68/* I2C */
69#define CONFIG_HARD_I2C
70#define CONFIG_DRIVER_DAVINCI_I2C
71#define CONFIG_SYS_I2C_SPEED 400000
72#define CONFIG_SYS_I2C_SLAVE 0x10 /* SMBus host address */
73
74/* NAND: socketed, two chipselects, normally 2 GBytes */
75#define CONFIG_NAND_DAVINCI
Nick Thompson97f4eb82009-12-12 12:12:26 -050076#define CONFIG_SYS_NAND_CS 2
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -040077#define CONFIG_SYS_NAND_USE_FLASH_BBT
78#define CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST
79#define CONFIG_SYS_NAND_PAGE_2K
80
81#define CONFIG_SYS_NAND_LARGEPAGE
82#define CONFIG_SYS_NAND_BASE_LIST { 0x02000000, }
83/* socket has two chipselects, nCE0 gated by address BIT(14) */
84#define CONFIG_SYS_MAX_NAND_DEVICE 1
85#define CONFIG_SYS_NAND_MAX_CHIPS 2
86
Sandeep Paulraje3e4e2f2010-12-18 18:15:25 -050087/* SD/MMC */
88#define CONFIG_MMC
89#define CONFIG_GENERIC_MMC
90#define CONFIG_DAVINCI_MMC
91#define CONFIG_DAVINCI_MMC_SD1
92#define CONFIG_MMC_MBLOCK
93
Prathap Srinivas6e20e642010-01-11 15:36:46 +053094#define PINMUX4_USBDRVBUS_BITCLEAR 0x3000
95#define PINMUX4_USBDRVBUS_BITSET 0x2000
96
97/* USB Configuration */
98#define CONFIG_USB_DAVINCI
99#define CONFIG_MUSB_HCD
100
101#ifdef CONFIG_USB_DAVINCI
102#define CONFIG_CMD_USB /* include support for usb */
103#define CONFIG_CMD_STORAGE /* include support for usb */
104#define CONFIG_CMD_FAT /* include support for FAT/storage*/
105#define CONFIG_DOS_PARTITION /* include support for FAT/storage*/
106#endif
107
108#ifdef CONFIG_MUSB_HCD /* include support for usb host */
109#define CONFIG_CMD_USB /* include support for usb cmd */
110#define CONFIG_USB_STORAGE /* MSC class support */
111#define CONFIG_CMD_STORAGE /* inclue support for usb-storage cmd */
112#define CONFIG_CMD_FAT /* inclue support for FAT/storage */
113#define CONFIG_DOS_PARTITION /* inclue support for FAT/storage */
114
115#ifdef CONFIG_USB_KEYBOARD /* HID class support */
116#define CONFIG_SYS_USB_EVENT_POLL
117
118#define CONFIG_PREBOOT "usb start"
119#endif /* CONFIG_USB_KEYBOARD */
120#endif /* CONFIG_MUSB_HCD */
121
122#ifdef CONFIG_MUSB_UDC
123#define CONFIG_USB_DEVICE 1
124#define CONFIG_USB_TTY 1
125#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
126#define CONFIG_USBD_VENDORID 0x0451
127#define CONFIG_USBD_PRODUCTID 0x5678
128#define CONFIG_USBD_MANUFACTURER "Texas Instruments"
129#define CONFIG_USBD_PRODUCT_NAME "DM365VM"
130#endif /* CONFIG_MUSB_UDC */
131
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -0400132/* U-Boot command configuration */
133#include <config_cmd_default.h>
134
135#undef CONFIG_CMD_BDI
136#undef CONFIG_CMD_FLASH
137#undef CONFIG_CMD_FPGA
138#undef CONFIG_CMD_SETGETDCR
139
140#define CONFIG_CMD_ASKENV
141#define CONFIG_CMD_DHCP
142#define CONFIG_CMD_I2C
143#define CONFIG_CMD_PING
144#define CONFIG_CMD_SAVES
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -0400145
Sandeep Paulraje3e4e2f2010-12-18 18:15:25 -0500146#ifdef CONFIG_MMC
147#define CONFIG_DOS_PARTITION
148#define CONFIG_CMD_EXT2
149#define CONFIG_CMD_FAT
150#define CONFIG_CMD_MMC
151#endif
152
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -0400153#ifdef CONFIG_NAND_DAVINCI
154#define CONFIG_CMD_MTDPARTS
155#define CONFIG_MTD_PARTITIONS
156#define CONFIG_MTD_DEVICE
157#define CONFIG_CMD_NAND
158#define CONFIG_CMD_UBI
159#define CONFIG_RBTREE
160#endif
161
162#define CONFIG_CRC32_VERIFY
163#define CONFIG_MX_CYCLIC
164
165/* U-Boot general configuration */
166#undef CONFIG_USE_IRQ /* No IRQ/FIQ in U-Boot */
167#define CONFIG_BOOTFILE "uImage" /* Boot file name */
Rajashekhara, Sudhakare7b20972011-09-03 22:13:04 -0400168#define CONFIG_SYS_PROMPT "DM36x EVM # " /* Monitor Command Prompt */
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -0400169#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
170#define CONFIG_SYS_PBSIZE /* Print buffer size */ \
171 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
172#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
173#define CONFIG_SYS_HUSH_PARSER
174#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
175#define CONFIG_SYS_LONGHELP
176
177#ifdef CONFIG_NAND_DAVINCI
Sandeep Paulraja16df2c2009-09-08 17:09:52 -0400178#define CONFIG_ENV_SIZE (256 << 10) /* 256 KiB */
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -0400179#define CONFIG_ENV_IS_IN_NAND
180#define CONFIG_ENV_OFFSET 0x3C0000
181#undef CONFIG_ENV_IS_IN_FLASH
182#endif
183
Sandeep Paulraje3e4e2f2010-12-18 18:15:25 -0500184#if defined(CONFIG_MMC) && !defined(CONFIG_ENV_IS_IN_NAND)
185#define CONFIG_CMD_ENV
186#define CONFIG_ENV_SIZE (16 << 10) /* 16 KiB */
187#define CONFIG_ENV_OFFSET (51 << 9) /* Sector 51 */
188#define CONFIG_ENV_IS_IN_MMC
189#undef CONFIG_ENV_IS_IN_FLASH
190#endif
191
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -0400192#define CONFIG_BOOTDELAY 3
193#define CONFIG_BOOTCOMMAND \
194 "dhcp;bootm"
195#define CONFIG_BOOTARGS \
196 "console=ttyS0,115200n8 " \
197 "root=/dev/mmcblk0p1 rootwait rootfstype=ext3 ro"
198
199#define CONFIG_CMDLINE_EDITING
200#define CONFIG_VERSION_VARIABLE
201#define CONFIG_TIMESTAMP
202
203/* U-Boot memory configuration */
Sandeep Paulraja16df2c2009-09-08 17:09:52 -0400204#define CONFIG_STACKSIZE (256 << 10) /* 256 KiB */
205#define CONFIG_SYS_MALLOC_LEN (1 << 20) /* 1 MiB */
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -0400206#define CONFIG_SYS_MEMTEST_START 0x87000000 /* physical address */
207#define CONFIG_SYS_MEMTEST_END 0x88000000 /* test 16MB RAM */
208
209/* Linux interfacing */
210#define CONFIG_CMDLINE_TAG
211#define CONFIG_SETUP_MEMORY_TAGS
212#define CONFIG_SYS_BARGSIZE 1024 /* bootarg Size */
213#define CONFIG_SYS_LOAD_ADDR 0x80700000 /* kernel address */
214
215
216/* NAND configuration issocketed with two chipselects just like the DM355 EVM.
217 * It normally comes with a 2GByte SLC part with 2KB pages
218 * (and 128KB erase blocks); other
219 * 2GByte parts may have 4KB pages, 256KB erase blocks, and use MLC. (MLC
220 * pretty much demands the 4-bit ECC support.) You can of course swap in
221 * other parts, including small page ones.
222 */
223#define MTDIDS_DEFAULT "nand0=davinci_nand.0"
224
225#ifdef CONFIG_SYS_NAND_LARGEPAGE
226/* Use same layout for 128K/256K blocks; allow some bad blocks */
227#define PART_BOOT "2m(bootloader)ro,"
228#else
229/* Assume 16K erase blocks; allow a few bad ones. */
230#define PART_BOOT "512k(bootloader)ro,"
231#endif
232
233#define PART_KERNEL "4m(kernel)," /* kernel + initramfs */
234#define PART_REST "-(filesystem)"
235
236#define MTDPARTS_DEFAULT \
237 "mtdparts=davinci_nand.0:" PART_BOOT PART_KERNEL PART_REST
238
Sandeep Paulraj47fefac2010-11-27 18:50:22 -0500239#define CONFIG_MAX_RAM_BANK_SIZE (256 << 20) /* 256 MB */
240
241#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
242#define CONFIG_SYS_INIT_SP_ADDR \
243 (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
244
Sandeep Paulraj2d4072c2009-08-15 11:20:58 -0400245#endif /* __CONFIG_H */