blob: 71da3c1a87143960dbef3151b26b04db09695820 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Patrice Chotard928954f2017-11-15 13:14:51 +01002/*
3 * Copyright (C) STMicroelectronics SA 2017
4 * Author(s): Patrice CHOTARD, <patrice.chotard@st.com> for STMicroelectronics.
Patrice Chotard928954f2017-11-15 13:14:51 +01005 */
6
7#ifndef __STM32_RCC_H_
8#define __STM32_RCC_H_
9
10#define AHB_PSC_1 0
11#define AHB_PSC_2 0x8
12#define AHB_PSC_4 0x9
13#define AHB_PSC_8 0xA
14#define AHB_PSC_16 0xB
15#define AHB_PSC_64 0xC
16#define AHB_PSC_128 0xD
17#define AHB_PSC_256 0xE
18#define AHB_PSC_512 0xF
19
20#define APB_PSC_1 0
21#define APB_PSC_2 0x4
22#define APB_PSC_4 0x5
23#define APB_PSC_8 0x6
24#define APB_PSC_16 0x7
25
26struct pll_psc {
27 u8 pll_m;
28 u16 pll_n;
29 u8 pll_p;
30 u8 pll_q;
31 u8 ahb_psc;
32 u8 apb1_psc;
33 u8 apb2_psc;
34};
35
36struct stm32_clk_info {
37 struct pll_psc sys_pll_psc;
38 bool has_overdrive;
Patrice Chotard4e97e252017-11-15 13:14:52 +010039 bool v2;
Patrice Chotard928954f2017-11-15 13:14:51 +010040};
41
42enum soc_family {
Patrice Chotard8b414642018-04-11 17:07:45 +020043 STM32F42X,
44 STM32F469,
Patrice Chotard928954f2017-11-15 13:14:51 +010045 STM32F7,
46};
47
Patrice Chotard61803a92018-02-07 10:44:46 +010048enum apb {
49 APB1,
50 APB2,
51};
52
Patrice Chotard928954f2017-11-15 13:14:51 +010053struct stm32_rcc_clk {
54 char *drv_name;
55 enum soc_family soc;
56};
57
Patrice Chotard014a9532017-11-15 13:14:53 +010058struct stm32_rcc_regs {
59 u32 cr; /* RCC clock control */
60 u32 pllcfgr; /* RCC PLL configuration */
61 u32 cfgr; /* RCC clock configuration */
62 u32 cir; /* RCC clock interrupt */
63 u32 ahb1rstr; /* RCC AHB1 peripheral reset */
64 u32 ahb2rstr; /* RCC AHB2 peripheral reset */
65 u32 ahb3rstr; /* RCC AHB3 peripheral reset */
66 u32 rsv0;
67 u32 apb1rstr; /* RCC APB1 peripheral reset */
68 u32 apb2rstr; /* RCC APB2 peripheral reset */
69 u32 rsv1[2];
70 u32 ahb1enr; /* RCC AHB1 peripheral clock enable */
71 u32 ahb2enr; /* RCC AHB2 peripheral clock enable */
72 u32 ahb3enr; /* RCC AHB3 peripheral clock enable */
73 u32 rsv2;
74 u32 apb1enr; /* RCC APB1 peripheral clock enable */
75 u32 apb2enr; /* RCC APB2 peripheral clock enable */
76 u32 rsv3[2];
77 u32 ahb1lpenr; /* RCC AHB1 periph clk enable in low pwr mode */
78 u32 ahb2lpenr; /* RCC AHB2 periph clk enable in low pwr mode */
79 u32 ahb3lpenr; /* RCC AHB3 periph clk enable in low pwr mode */
80 u32 rsv4;
81 u32 apb1lpenr; /* RCC APB1 periph clk enable in low pwr mode */
82 u32 apb2lpenr; /* RCC APB2 periph clk enable in low pwr mode */
83 u32 rsv5[2];
84 u32 bdcr; /* RCC Backup domain control */
85 u32 csr; /* RCC clock control & status */
86 u32 rsv6[2];
87 u32 sscgr; /* RCC spread spectrum clock generation */
88 u32 plli2scfgr; /* RCC PLLI2S configuration */
89 /* below registers are only available on STM32F46x and STM32F7 SoCs*/
90 u32 pllsaicfgr; /* PLLSAI configuration */
91 u32 dckcfgr; /* dedicated clocks configuration register */
92 /* Below registers are only available on STM32F7 SoCs */
93 u32 dckcfgr2; /* dedicated clocks configuration register */
94};
95
Patrice Chotard928954f2017-11-15 13:14:51 +010096#endif /* __STM32_RCC_H_ */