Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 290f1f999a42fd08f3483722a61e2d9e0901eb17 / . / board / amcc / katmai / init.S
blob: 32f26672e2ff1ac3213c4bd3faf7165c0662bd7f [file] [log] [blame]
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]1/*
2 * (C) Copyright 2007
3 * Stefan Roese, DENX Software Engineering, sr@denx.de.
4 *
5 * Copyright (C) 2002 Scott McNutt <smcnutt@artesyncp.com>
6 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +0200[diff] [blame]7 * SPDX-License-Identifier: GPL-2.0+
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]8 */
9
10#include <ppc_asm.tmpl>
11#include <config.h>
Peter Tyser61f2b382010-04-12 22:28:07 -0500[diff] [blame]12#include <asm/mmu.h>
Stefan Roese550650d2010-09-20 16:05:31 +0200[diff] [blame]13#include <asm/ppc4xx.h>
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]14
15/**************************************************************************
16 * TLB TABLE
17 *
18 * This table is used by the cpu boot code to setup the initial tlb
19 * entries. Rather than make broad assumptions in the cpu source tree,
20 * this table lets each board set things up however they like.
21 *
22 * Pointer to the table is returned in r1
23 *
24 *************************************************************************/
25
26 .section .bootpg,"ax"
27
28/**************************************************************************
29 * TLB table for revA
30 *************************************************************************/
31 .globl tlbtabA
32tlbtabA:
33 tlbtab_start
Stefan Roese2721a682007-03-08 10:07:18 +0100[diff] [blame]34
35 /*
36 * BOOT_CS (FLASH) must be first. Before relocation SA_I can be off to use the
37 * speed up boot process. It is patched after relocation to enable SA_I
38 */
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]39 tlbentry(0xff000000, SZ_16M, 0xff000000, 4, AC_RWX | SA_G)
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]40
41 /*
42 * TLB entries for SDRAM are not needed on this platform.
43 * They are dynamically generated in the SPD DDR(2) detection
44 * routine.
45 */
46
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]47 tlbentry(CONFIG_SYS_ISRAM_BASE, SZ_256K, 0x00000000, 4, AC_RWX | SA_I)
48 tlbentry(CONFIG_SYS_PERIPHERAL_BASE, SZ_4K, 0xF0000000, 4, AC_RW | SA_IG)
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]49
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]50 tlbentry(CONFIG_SYS_PCI_BASE, SZ_256M, 0x00000000, 0xC, AC_RW | SA_IG)
51 tlbentry(CONFIG_SYS_PCI_MEMBASE, SZ_256M, 0x10000000, 0xC, AC_RW | SA_IG)
52 tlbentry(CONFIG_SYS_PCIE_MEMBASE, SZ_256M, 0xB0000000, 0xD, AC_RW | SA_IG)
53 tlbentry(CONFIG_SYS_PCIE_BASE, SZ_16K, 0x20000000, 0xC, AC_RW | SA_IG)
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]54
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]55 tlbentry(CONFIG_SYS_PCIE0_CFGBASE, SZ_16M, 0x40000000, 0xC, AC_RW | SA_IG)
56 tlbentry(CONFIG_SYS_PCIE1_CFGBASE, SZ_16M, 0x80000000, 0xC, AC_RW | SA_IG)
57 tlbentry(CONFIG_SYS_PCIE2_CFGBASE, SZ_16M, 0xC0000000, 0xC, AC_RW | SA_IG)
58 tlbentry(CONFIG_SYS_PCIE0_XCFGBASE, SZ_1K, 0x50000000, 0xC, AC_RW | SA_IG)
59 tlbentry(CONFIG_SYS_PCIE1_XCFGBASE, SZ_1K, 0x90000000, 0xC, AC_RW | SA_IG)
60 tlbentry(CONFIG_SYS_PCIE2_XCFGBASE, SZ_1K, 0xD0000000, 0xC, AC_RW | SA_IG)
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]61 tlbtab_end
62
63/**************************************************************************
64 * TLB table for revB
65 *
66 * Notice: revB of the 440SPe chip is very strict about PLB real addresses
67 * and ranges to be mapped for config space: it seems to only work with
68 * d_nnnn_nnnn range (hangs the core upon config transaction attempts when
69 * set otherwise) while revA uses c_nnnn_nnnn.
70 *************************************************************************/
71 .globl tlbtabB
72tlbtabB:
73 tlbtab_start
Stefan Roese2721a682007-03-08 10:07:18 +0100[diff] [blame]74
75 /*
76 * BOOT_CS (FLASH) must be first. Before relocation SA_I can be off to use the
77 * speed up boot process. It is patched after relocation to enable SA_I
78 */
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]79 tlbentry(0xff000000, SZ_16M, 0xff000000, 4, AC_RWX | SA_G)
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]80
81 /*
82 * TLB entries for SDRAM are not needed on this platform.
83 * They are dynamically generated in the SPD DDR(2) detection
84 * routine.
85 */
86
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]87 tlbentry(CONFIG_SYS_ISRAM_BASE, SZ_256K, 0x00000000, 4, AC_RWX | SA_I)
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]88
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]89 tlbentry(CONFIG_SYS_PERIPHERAL_BASE, SZ_4K, 0xF0000000, 4, AC_RW | SA_IG)
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]90
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]91 tlbentry(CONFIG_SYS_ACE_BASE, SZ_1K, CONFIG_SYS_ACE_BASE, 4,AC_RW | SA_IG)
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]92
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]93 tlbentry(CONFIG_SYS_PCI_BASE, SZ_256M, 0x00000000, 0xC, AC_RW | SA_IG)
94 tlbentry(CONFIG_SYS_PCI_MEMBASE, SZ_256M, 0x10000000, 0xC, AC_RW | SA_IG)
95 tlbentry(CONFIG_SYS_PCIE_MEMBASE, SZ_256M, 0xB0000000, 0xD, AC_RW | SA_IG)
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]96
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]97 tlbentry(CONFIG_SYS_PCIE0_CFGBASE, SZ_16M, 0x00000000, 0xD, AC_RW | SA_IG)
98 tlbentry(CONFIG_SYS_PCIE1_CFGBASE, SZ_16M, 0x20000000, 0xD, AC_RW | SA_IG)
99 tlbentry(CONFIG_SYS_PCIE2_CFGBASE, SZ_16M, 0x40000000, 0xD, AC_RW | SA_IG)
100 tlbentry(CONFIG_SYS_PCIE0_XCFGBASE, SZ_1K, 0x10000000, 0xD, AC_RW | SA_IG)
101 tlbentry(CONFIG_SYS_PCIE1_XCFGBASE, SZ_1K, 0x30000000, 0xD, AC_RW | SA_IG)
102 tlbentry(CONFIG_SYS_PCIE2_XCFGBASE, SZ_1K, 0x50000000, 0xD, AC_RW | SA_IG)
Stefan Roese4745aca2007-02-20 10:57:08 +0100[diff] [blame]103 tlbtab_end